EasyManua.ls Logo

Xilinx ML605 - Block Diagram; Related Xilinx Documents

Xilinx ML605
88 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
10 www.xilinx.com ML605 Hardware User Guide
UG534 (v1.9) February 26, 2019
Chapter 1: ML605 Evaluation Board
Features
The ML605 provides the following features:
• 1. Virtex-6 XC6VLX240T-1FFG1156 FPGA
• 2. 512 MB DDR3 Memory SODIMM
• 3. 128 Mb Platform Flash XL
• 4. 32 MB Linear BPI Flash
• 5. System ACE CF and CompactFlash Connector
• 6. USB JTAG
• 7. Clock Generation
• Fixed 200 MHz oscillator (differential)
• Socketed 2.5V oscillator (single-ended)
• SMA connectors (differential)
• SMA connectors for MGT clocking
• 8. Multi-Gigabit Transceivers (GTX MGTs)
• FMC - HPC connector
• FMC - LPC connector
•SMA
•PCIe
• SFP Module connector
• Ethernet PHY SGMII interface
• 9. PCI Express Endpoint Connectivity
• Gen1 8-lane (x8)
• Gen2 4-lane (x4)
• 10. SFP Module Connector
• 11. 10/100/1000 Tri-Speed Ethernet PHY
• 12. USB-to-UART Bridge
• 13. USB Controller
• 14. DVI Codec
• 15. IIC Bus
•IIC EEPROM - 1KB
• DDR3 SODIMM socket
•DVI CODEC
• DVI connector
• FMC HPC connector
• FMC LPC connector
• SFP module connector
Send Feedback

Table of Contents