EasyManua.ls Logo

Xilinx ML505 User Manual

Xilinx ML505
60 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Page #1 background imageLoading...
Page #1 background image
R
ML505/ML506/M
L507 Evaluation
Platform
User Guide [optional]
UG347 (v3.1.1) October 7, 2009 [optional]
ML505/ML506/ML507
Evaluation Platform
User Guide
UG347 (v3.1.1) October 7, 2009
Downloaded from Elcodis.com electronic components distributor

Table of Contents

Other manuals for Xilinx ML505

Question and Answer IconNeed help?

Do you have a question about the Xilinx ML505 and is the answer not in the manual?

Xilinx ML505 Specifications

General IconGeneral
Form FactorATX
Memory Slots2
Ethernet10/100/1000 Mbps
USBUSB 2.0
USB Ports2
SerialRS-232
Storage InterfacesCompactFlash
DisplayVGA
Video OutputVGA
Power ConnectorATX
Expansion SlotsPCI Express, PCI
MemoryDDR2 SODIMM

Summary

Preface: About This Guide

Guide Contents

Summary of document chapters and appendices, detailing the structure of the user guide.

Typographical Conventions

Explanation of formatting conventions used throughout the document for clarity.

Chapter 1: ML505/ML506/ML507 Evaluation Platform

Overview

Introduction to the ML50x evaluation platforms, their purpose, and target users.

Features

Lists the key hardware and software features of the ML505, ML506, and ML507 platforms.

Block Diagram

Visual representation of the ML50x evaluation platform's component interconnections.

Detailed Description

Virtex-5 FPGA

Details on the Virtex-5 FPGA, including configuration modes and I/O voltage rails.

DDR2 SODIMM

Information regarding the DDR2 SODIMM memory module and its interface compliance.

Oscillators

Description of the clock sources, including crystal oscillators and clock generators.

System ACE and CompactFlash Connector

Details on using the System ACE controller with CompactFlash cards for FPGA configuration.

JTAG Trace/Debug

Explanation of JTAG ports for device programming, debugging, and trace functionality.

System Monitor

Information on the Virtex-5 FPGA System Monitor for measuring parameters.

Configuration Options

JTAG Configuration

Methods for FPGA configuration using Xilinx download cables and System ACE controller.

Platform Flash PROM Configuration

Procedure for configuring the FPGA using onboard Platform Flash PROMs.

Appendix A: Board Revisions

Appendix B: Programming the IDT Clock Chip

Appendix C: References

Related product manuals