EasyManua.ls Logo

Xilinx Spartan-6 FPGA Series User Manual

Xilinx Spartan-6 FPGA Series
72 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Page #1 background imageLoading...
Page #1 background image
Spartan-6 FPGA
PCB Design and
Pin Planning Guide
UG393 (v1.1) April 29, 2010

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the Xilinx Spartan-6 FPGA Series and is the answer not in the manual?

Xilinx Spartan-6 FPGA Series Specifications

General IconGeneral
Device FamilySpartan-6
CategoryFPGA
Number of Logic Cells3, 840 to 147, 443
Block RAM216 Kb to 4, 824 Kb
Maximum User I/O102 to 576
Process Technology45nm
Operating Voltage1.2V
Number of DSP Slices8 to 180
Package OptionsFG256, FG484, FG676, FG900, FG1156, FT256, FTG256, FTG484, FTG676, FTG900, FTG1156

Summary

Chapter 1: PCB Technology Basics

Transmission Lines

Explains the principles of signal transmission over traces and reference planes.

Chapter 2: Power Distribution System

PCB Decoupling Capacitors

Covers capacitor selection, placement, and guidelines for PDS.

Capacitor Specifications

Details electrical characteristics of PCB capacitors and substitution guidelines.

PCB Capacitor Placement and Mounting Techniques

Offers guidelines for optimizing capacitor placement and mounting for low inductance.

0805 Ceramic Capacitor

Details placement and mounting geometries for 4.7 µF capacitors.

0402 Ceramic Capacitor

Details placement and mounting geometries for 0.47 µF capacitors.

Basic PDS Principles

Explains PDS concepts like noise limits, voltage variance, and component roles.

Simulation Methods

Discusses techniques and tools for predicting PDS performance.

PDS Measurements

Describes methods for measuring PDS noise magnitude and spectrum.

Noise Spectrum Measurements

Explains using spectrum analyzers or FFT for determining noise frequencies.

Optimum Decoupling Network Design

Describes using measurements and simulations to optimize PDS design.

Troubleshooting

Addresses common PDS noise issues and suggested resolution methods.

Chapter 3: SelectIO Signaling

Chapter 4: PCB Materials and Traces

Traces

Details trace geometry, routing, and characteristic impedance for high-speed signals.

Chapter 5: Design of Transitions for High-Speed Signals

Time Domain Reflectometry

Explains TDR techniques for identifying excess capacitance or inductance in transitions.

Chapter 6: I/O Pin and Clock Planning

Configuration Modes

Guidelines for pin planning multi-function configuration pins to avoid conflicts.

Memory Controller Block

Covers pin planning considerations for the Memory Controller Block (MCB).

GTP Transceivers

Pin planning considerations for GTP transceivers, including REFCLK connections.

PCI Express

Advises on defining pin placement for PCI Express before other IP.

Global and I/O Clocking

Guides on selecting clock structures and ensuring buffer availability.

I/O Standards and I/O Banking Rules

Defines I/O standards, attributes, and banking rules for pin assignments.

Running Design Rule Checks

Explains using DRCs in software tools to validate clocking and pin assignments.

Related product manuals