EasyManua.ls Logo

Xilinx Zynq UltraScale+ - Page 64

Xilinx Zynq UltraScale+
86 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Zynq UltraScale+ VCU TRD User Guide 64
UG1250 (v2019.1) May 29, 2019 www.xilinx.com
Chapter 5: Hardware Platform
A stream selector forwards the selected video and graphics streams to the dual-stream
video blender.
The video blender unit consists of input color space converters (CSC) and chroma
re-samplers (CRS), one pair per stream, a dual-stream alpha blender, and one output color
space converter and chroma re-sampler. The two streams must have the same dimensions
and color format before entering the blender. The alpha blender can be configured for
global alpha (single alpha value for the entire stream) or per pixel alpha. A single output
stream is sent to the DisplayPort controller.
The DisplayPort controller supports the DisplayPort v1.2a protocol. It does not support
multi-stream transport or other optional features. The DisplayPort controller is responsible
for managing the link and physical layer functionality. The controller packs video data into
transfer units and sends them over the main link. In addition to the main link, the controller
has an auxiliary channel, which is used for source/sink communication.
Four high-speed gigabit transceivers (PS-GTRs) are implemented in the serial input output
unit (SIOU) and shared between the following controllers: PCIe, USB 3.0, DP, SATA, and
SGMII Ethernet. The DP controller supports up to two lanes at a maximum line rate of 5.4
Gb/s. The link rate and lane count are configurable based on bandwidth requirements.
For more information on the DisplayPort controller and the PS-GTR interface, see Chapter
29 PS-GTR Transceivers and Chapter 33 DisplayPort Controller in Zynq UltraScale+ Device
Technical Reference Manual (UG1085) [Ref 8].
Send Feedback

Related product manuals