5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
GPP_B22
BOOT BIOS STRAP BIT BBS
L : SPI (DEFAULT)
H : LPC
(INTERNAL WEAK PD)
Place in BOT and cover near
GPP_B18
NO REBOOT STARP
L : Disable (DEFAULT)
H : Enable
(INTERNAL WEAK PD)
XTAL FREQUENCY SELECT
L : 38.4MHz (DEFAULT)
H : 24MHz
EC DELAY ALL_SYS_PWRGD 200ms=PM_PWROK
TO VR_ON & EC
TBT_DET# H : USB3.1(W/O TBT)
L : TBT
BUF_PLT_RST#
20180424 Modify
H: Normal AMP
L: Smart AMP
20180627 Add Smart AMP
20180627 Add Smart AMP
20180724 Rsvd. for ANX7411
20180727 Add for N18 wake again
BOARD_ID[2:1]
PB50Ex:00
PB70Ex:10
20180727 Add Board ID
D02 0914
D02A Del SD40 RTD3 function
SMART AMP PWR
H: 3.3V
L: 3.3VS
D02A Add for MB version
3.3VA
3.3VS
VDD3
VDD3
VDD3
VDD3
VDD3
3.3VS
3.3VS
3.3VS
3.3VS 3.3VS
3.3VS
3.3VS8,9,10,11,12,13,14,29,34,35,37,38,39,40,44,46,47,53,54,55,56,57,60,63,64,70,71,77
VDD34,10,29,31,34,35,36,37,38,41,45,46,52,53,55,57,58,64,65,66,67,68,69,71,72,74,77,78
3.3VA4,29,34,35,37,38,41,52,64,65,68,69
GPU_EVENT#29
GC6_FB_EN_PCH10,34,55
SB_BLON 10
TP_CLK_PCH_I2C056
TP_DAT_PCH_I2C056
TPM_DET52
VCCIO_PWRGD64,70
ALL_SYS_PWRGD 4,10,55,64,71
PM_PCH_PWROK 38
PM_PWROK55
SYS_PWROK 38VCORE_PG71
SMI#_GPP_B2039
SUSBC_EN#55
SUSB#_PCH38,55
SUSB# 10,54,59,64
SUSC#_PCH38,55
SUSC# 68
CPU_2_PCH_TRIGGER 7
H_PREQ# 4
PCH_2_CPU_TRIGGER 7
H_TRST# 4
H_PRDY# 4
BUF_PLT_RST# 45,46,52,53,55,59,63
PLT_RST#34,35
AMP_TYPE_DET 63
SMARTAMP_SW 54
I2C1_SDA51
I2C1_SCL51
PEX_WAKE# 15
Title
Size Document Number Rev
Date: Sheet
of
6-71-PB500-D03
D03
07-01-9 PCH J,K/13UART/I2C/GPIO
A3
43 91Friday, December 07, 2018
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
PB50EF
Title
Size Document Number Rev
Date: Sheet
of
6-71-PB500-D03
D03
07-01-9 PCH J,K/13UART/I2C/GPIO
A3
43 91Friday, December 07, 2018
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
PB50EF
Title
Size Document Number Rev
Date: Sheet
of
6-71-PB500-D03
D03
07-01-9 PCH J,K/13UART/I2C/GPIO
A3
43 91Friday, December 07, 2018
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
PB50EF
R269
10K_04
BOARD ID 17
R788 0_04
R651 *0_04
R692 *10K_04
R249 10K_04 USB3.1
R270 10K_04
R199 *0_04
R906
10K_04
R271 *0_06
R255
10K_04
T29
R860 10K_04
R789 4.7K_04
U56B
74LCX08FT
14
6
5
4
7
R721
100K_04
U51
TC7SZ08FU
1
2
5
4
3
R784 *20K_04
R743 *10K_04
R797 *10K_04
R688 *10K_04
R661 *0_04
R256
*10K_04
U56D
74LCX08FT
14
11
13
12
7
R700 10K_04
U56A
74LCX08FT
14
3
2
1
7
R724 *20K_04
R248 10K_04 TBT
11 OF 13
U30K
HM370_MP
GPP_C22/UART2_RTS#
AW21
GPP_C20/UART2_RXD
BD20
GPP_D13/ISH_UART0_RXD/I2C2_SDA
BE17
GPP_C23/UART2_CTS#
AV21
GPP_D12/ISH_SPI_MOSI/GP_BSSB_DI/GSPI2_MOSI
AN18
GPP_C18/I2C1_SDA
BF21
GPP_C19/I2C1_SCL
BE21
GPP_C13/UART1_TXD/ISH_UART1_TXD
AP21
GPP_D14/ISH_UART0_TXD/I2C2_SCL
BF17
GPP_H20/ISH_I2C0_SCL
AG45
GPP_A17/SD_VDD1_PWR_EN#/ISH_GP7
BD38
GPP_C12/UART1_RXD/ISH_UART1_RXD
AU24
GPP_B16/GSPI0_CLK
BF29
GPP_D16/ISH_UART0_CTS#/CNV_WCEN
BF14
GPP_B15/GSPI0_CS0#
BB26
GPP_A23/ISH_GP5
AV34
GPP_D10/ISH_SPI_CLK/GSPI2_CLK
BB20
GPP_H22/ISH_I2C1_SCL
AH47
GPP_A22/ISH_GP4
AW32
GPP_D15/ISH_UART0_RTS#/GSPI2_CS1#/CNV_WFEN
AR18
GPP_H19/ISH_I2C0_SDA
AH46
GPP_C17/I2C0_SCL
BC22
GPP_C16/I2C0_SDA
BF23
GPP_D23/ISH_I2C2_SCL/I2C3_SCL
BE14
GPP_A19/ISH_GP1
BD34
GPP_D11/ISH_SPI_MISO/GP_BSSB_CLK/GSPI2_MISO
BB16
GPP_A21/ISH_GP3
BA33
GPP_D9/ISH_SPI_CS#/GSPI2_CS0#
BA20
GPP_H21/ISH_I2C1_SDA
AH48
GPP_C21/UART2_TXD
BE20
GPP_C15/UART1_CTS#/ISH_UART1_CTS#
BD21
GPP_A18/ISH_GP0
BF35
GPP_A20/ISH_GP2
BE34
GPP_C14/UART1_RTS#/ISH_UART1_RTS#
AW24
GPP_C11/UART0A_CTS#
AP24
GPP_C8/UART0A_RXD
BE23
GPP_D4/ISH_I2C2_SDA/I2C3_SDA/SBK4/BK4
BE15
GPP_C10/UART0A_RTS#
BA24
GPP_C9/UART0A_TXD
BB24
GPP_B21/GSPI1_MISO
BD30
GPP_B22/GSPI1_MOSI
BA26
GPP_B17/GSPI0_MISO
BD29
GPP_B19/GSPI1_CS0#
AW26
GPP_B18/GSPI0_MOSI
BE30
GPP_B20/GSPI1_CLK
AU26
U56C
74LCX08FT
14
8
10
9
7
10 OF 13
U30J
HM370_MP
TRIGGER_OUT
AK3
TRIGGER_IN
AK2
CPU_TRST#
AM4
PREQ#
AL2
RSVD4
R32
RSVD3
N32
PRDY#
AM5
RSVD2
AH15
RSVD1
AH14
RSVD8
Y15
RSVD7
Y14
RSVD6
U37
RSVD5
U35
R905
*10K_04
R277
10K_04
BOARD ID 15
R662 30.1_1%_04
GPP_B22
TPM_DET
UART2_CTS#
UART2_RTS#
UART2_TXD
UART2_RXD
GPP_H21
GPP_B18
VCCIO_PWRGD
VCORE_PG
GPP_A23
PCH_2_CPU_TRIGGER_R
PCH_XDP_PREQ#_R
PCH_XDP_PRDY#_R
H_TRST#_R
TBT_DET#
TBT_DET#
BOARD_ID1
BOARD_ID2
BOARD_ID2
BOARD_ID1
GPP_A23
To Next Page
Loading...
