Eaton EDR-5000 - Page 426

EDR-5000 IM02602007E
Name Description
Logic.LE36.Gate Out Signal: Output of the logic gate
Logic.LE36.Timer Out Signal: Timer Output
Logic.LE36.Out Signal: Latched Output (Q)
Logic.LE36.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE37.Gate Out Signal: Output of the logic gate
Logic.LE37.Timer Out Signal: Timer Output
Logic.LE37.Out Signal: Latched Output (Q)
Logic.LE37.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE38.Gate Out Signal: Output of the logic gate
Logic.LE38.Timer Out Signal: Timer Output
Logic.LE38.Out Signal: Latched Output (Q)
Logic.LE38.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE39.Gate Out Signal: Output of the logic gate
Logic.LE39.Timer Out Signal: Timer Output
Logic.LE39.Out Signal: Latched Output (Q)
Logic.LE39.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE40.Gate Out Signal: Output of the logic gate
Logic.LE40.Timer Out Signal: Timer Output
Logic.LE40.Out Signal: Latched Output (Q)
Logic.LE40.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE41.Gate Out Signal: Output of the logic gate
Logic.LE41.Timer Out Signal: Timer Output
Logic.LE41.Out Signal: Latched Output (Q)
Logic.LE41.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE42.Gate Out Signal: Output of the logic gate
Logic.LE42.Timer Out Signal: Timer Output
Logic.LE42.Out Signal: Latched Output (Q)
Logic.LE42.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE43.Gate Out Signal: Output of the logic gate
Logic.LE43.Timer Out Signal: Timer Output
Logic.LE43.Out Signal: Latched Output (Q)
Logic.LE43.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE44.Gate Out Signal: Output of the logic gate
Logic.LE44.Timer Out Signal: Timer Output
Logic.LE44.Out Signal: Latched Output (Q)
Logic.LE44.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE45.Gate Out Signal: Output of the logic gate
www.eaton.com 426