Hitachi HDS721050CLA362 - Page 217

HITACHI Deskstar & CinemaStar 7K1000.B & Deskstar E7K1000 Hard Disk Drive specification
213
11.42.2.4 Self-test execution status
Bit
Definition
0-3
Percent Self-test remaining
An approximation of the percent of the self-test routine remaining until completion in ten percent
increments. Valid values are 0 through 9.
4-7
Current Self-test execution status
0
The self-test routine completed without error or has never been run
1
The self-test routine aborted by the host
2
The self-test routine interrupted by the host with a hard or soft reset
3
The device was unable to complete the self-test routine due to a fatal error or unknown test error
4
The self-test routine completed with unknown element failure
5
The self-test routine completed with electrical element failure
6
The self-test routine completed with servo element failure
7
The self-test routine completed with read element failure
15
The self-test routine in progress
11.42.2.5 Total Time in Seconds to Complete Off-line Data Collection Activity
This field tells the host how many seconds the device requires completing the off-line data collection activity.
11.42.2.6 Off-Line Data Collection Capability
Bit
Definition
0
Execute Off-line Immediate implemented bit
0
SMART Execute Off-line Immediate subcommand is not implemented
1
SMART Execute Off-line Immediate subcommand is implemented
1
Enable/disable Automatic Off-line implemented bit
0
SMART Enable/disable Automatic Off-line subcommand is not implemented
1
SMART Enable/disable Automatic Off-line subcommand is implemented
2
abort/restart off-line by host bit
0
The device will suspend off-line data collection activity after an interrupting command and
resume it after some vendor specific event
1
The device will abort off-line data collection activity upon receipt of a new command
3
Off-line Read Scanning implemented bit
0
The device does not support Off-line Read Scanning
1
The device supports Off-line Read Scanning
4
Self-test implemented bit
0
Self-test routine is not implemented
1
Self-test routine is implemented
5-7
Reserved (0)
6
Selective self-test implemented bit
0
Selective self-test routine is not implemented
1
Selective self-test routine is implemented