EasyManuals Logo

Holtek HT66F30 User Manual

Default Icon
294 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #189 background imageLoading...
Page #189 background image
Rev. 2.50 188 June 22, 2017 Rev. 2.50 189 June 22, 2017
HT66F20/HT66F30/HT66F40/HT66F50/HT66F60
HT66FU30/HT66FU40/HT66FU50/HT66FU60
A/D Flash MCU with EEPROM
HT66F20/HT66F30/HT66F40/HT66F50/HT66F60
HT66FU30/HT66FU40/HT66FU50/HT66FU60
A/D Flash MCU with EEPROM
SIMC2 Register
Bit 7 6 5 4 3 2 1 0
Name
D7 D6 CKPOLB CKEG MLS CSEN WCOL TRF
R/W R/W R/W R/W R/W R/W R/W R/W R/W
POR 0 0 0 0 0 0 0 0
Bit7~6 Undenedbit
Thisbitcanbereadorwrittenbyusersoftwareprogram.
Bit5 CKPOLB:Determinesthebaseconditionoftheclockline
0:TheSCKlinewillbehighwhentheclockisinactive
1:TheSCKlinewillbelowwhentheclockisinactive
TheCKPOLBbitdeterminesthebaseconditionoftheclockline,ifthebitishigh,
thentheSCKlinewillbelowwhentheclockisinactive.WhentheCKPOLBbitis
low,thentheSCKlinewillbehighwhentheclockisinactive.
Bit4 CKEG:DeterminesSPISCKactiveclockedgetype
CKPOLB=0
0:SCKishighbaselevelanddatacaptureatSCKrisingedge
1:SCKishighbaselevelanddatacaptureatSCKfallingedge
CKPOLB=1
0:SCKislowbaselevelanddatacaptureatSCKfallingedge
1:SCKislowbaselevelanddatacaptureatSCKrisingedge
TheCKEGandCKPOLBbitsareusedtosetupthewaythattheclocksignaloutputs
andinputsdataontheSPIbus.Thesetwobitsmustbeconguredbeforedatatransfer
isexecutedotherwiseanerroneousclockedgemaybegenerated.TheCKPOLBbit
determinesthebaseconditionoftheclockline,ifthebitishigh,thentheSCKline
willbelowwhentheclockisinactive.WhentheCKPOLBbitislow,thentheSCK
linewillbehighwhentheclockisinactive.TheCKEGbitdeterminesactiveclock
edgetypewhichdependsupontheconditionofCKPOLBbit.
Bit3 MLS:SPIDatashiftorder
0:LSB
1:MSB
Thisisthedatashiftselectbitandisusedtoselecthowthedataistransferred,either
MSBorLSBrst.SettingthebithighwillselectMSBrstandlowforLSBrst.
Bit2 CSEN:SPISCSpinControl
0:Disable
1:Enable
TheCSENbitisusedasanenable/disablefortheSCSpin.Ifthisbitislow,thenthe
SCSpinwillbedisabledandplacedintoaoatingcondition.IfthebitishightheSCS
pinwillbeenabledandusedasaselectpin.
NotethatusingtheCSENbitcanbedisabledorenabledviacongurationoption.
Bit1 WCOL:SPIWriteCollisionag
0:Nocollision
1:Collision
TheWCOLagisusedtodetectifadatacollisionhasoccurred.Ifthisbitishighit
meansthatdatahasbeenattemptedtobewrittentotheSIMDregisterduringadata
transferoperation.Thiswritingoperationwillbeignoredifdataisbeingtransferred.
Thebitcanbeclearedbytheapplicationprogram.NotethatusingtheWCOLbitcan
bedisabledorenabledviacongurationoption.
Bit0 TRF:SPITransmit/ReceiveCompleteag
0:Dataisbeingtransferred
1:SPIdatatransmissioniscompleted
TheTRFbitistheTransmit/ReceiveCompleteagandisset1automaticallywhen
anSPIdatatransmissioniscompleted,butmustsetto0bytheapplicationprogram.It
canbeusedtogenerateaninterrupt.

Table of Contents

Other manuals for Holtek HT66F30

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Holtek HT66F30 and is the answer not in the manual?

Holtek HT66F30 Specifications

General IconGeneral
BrandHoltek
ModelHT66F30
CategoryComputer Hardware
LanguageEnglish

Related product manuals