EasyManua.ls Logo

OLIMEX LPC11C24 - Chapter 8: Schematics; 8. Introduction to the chapter; 8.1 Eagle schematic; 8.2 Physical dimensions

OLIMEX LPC11C24
27 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Distributor of Olimex LTD: Excellent Integrated System Limited
Datasheet of LPC-P11C24 - DEV BOARD FOR LPC11C24 CORTEX M0
Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
OLIMEX© 2012 LPC-P11C24 user's manual
CHAPTER 4: THE LPC11C24 MICROCONTROLLER
4. Introduction to the chapter
In this chapter is located the information about the heart of LPC-P11C24 its microcontroller. The
information is a modified version of the datasheet provided by its manufacturers.
4.1 The microcontroller
System:
ARM Cortex-M0 processor, running at frequencies of up to 50 MHz.
ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).
Serial Wire Debug.
System tick timer.
Memory:
32 kB on-chip flash program memory.
8 kB SRAM data memory.
In-System Programming (ISP) and In-Application Programming (IAP) via on-chip
bootloader software.Flash ISP commands can be issued via UART or C_CAN.
Digital peripherals:
General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.
36 GPIO pins on the LPC11C24 parts.
GPIO pins can be used as edge and level sensitive interrupt sources.
High-current output driver (20 mA) on one pin.
High-current sink drivers (20 mA) on two I2C-bus pins in Fast-mode Plus.
Four general purpose counter/timers with a total of four capture inputs 12 match outputs.
Programmable WatchDog Timer (WDT).
Analog peripherals:
10-bit ADC with input multiplexing among 8 pins.
Serial interfaces:
UART with fractional baud rate generation, internal FIFO, and RS-485 support.
Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities.
I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data
rate of 1 Mbit/s with multiple address recognition and monitor mode.
C_CAN controller. On-chip C_CAN and CANopen drivers included.
On-chip, high-speed CAN transceiver.
Clock generation:
Page 10 of 26
11 / 27
11 / 27