EasyManua.ls Logo

Panasonic SA-AK22 - Page 41

Panasonic SA-AK22
130 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Pin No. Mark I/O Function
38 /RFDET I RF detection signal
input ("L" : detection)
39 BDO I Dropout signal input
("H" : Dropout)
40 LDON O Laser on signal
output ("H" : ON)
41 PLLF2 I/O N.C.
42 DSLF2 O Tracking Offset
alignment output/
DSL Balance Output
(DA Output)
43 WVEL O N.C.
44 ARF I RF signal input
45 IREF I Reference current
input
46 DRF I DSL bias terminal
(Not used, open)
47 DSLF I/O DSL loop filter
terminal
48 PLLF I/O PLL loop filter
terminal
49 VCOF I/O VCO loop filter
terminal
50 AVDD2 I Power supply input
(for analog circuit)
51 AVSS2 I GND (for analog
circuit)
52 EFM - EFM signal output
53 PCK - PLL extraction clock
output (fPCK = 4.321
MHz during normal
playback)
54 VCOF2 I/O VCO Loop filter for
33.8688 MHz
conversation
terminal for 16.9344
MHz crystal mode,
must use other circuit
55 SUBC O Sub-code serial data
output
56 SBCK I Clock input for sub-
code serial data
57 VSS I GND
58 X1 IN I Crystal oscillating
circuit input (f =
16.9344MHz)
59 X2 OUT O Crystal oscillating
circuit input (f =
16.9344 MHz)
Pin No. Mark I/O Function
60 VDD I Power supply input
(for oscillating circuit)
61 BYTCK - Byte clock output
62 /CLDCK - Sub-code frame
clock signal output
(fCLDCK = 7.35 kHz
during normal
playback)
63 FCLK - Crystal frame clock
signal output (fCLK =
7.35 kHz, double =
14.7 kHz)
64 IPFLAG - Interpolation flag
output (“H” :
Interpolation)
65 FLAG - Flag output
66 CLVS - Spindle servo phase
synchronizing signal
output ("H" : CLV,
"L" : rough servo)
67 CRC - Sub-code CRC
checked output (“H’ :
OK, “L” :NG)
68 DEMPH - De-emphassis ON
signal output (“H” :
ON)
69 RESY - Frame re-
synchronizing signal
output
70 IOSEL I Mode Switching
Terminal
71 /TEST I Test input
72 AVDD1 I Power supply input
(for analog circuit)
73 OUTL O Left channel audio
signal output
74 AVSS1 I GND
75 OUTR O Right channel audio
signal output
76 RSEL I RF signal polarity
assignment input (at
"H" level, RSEL="H",
at "L" level, RESL=
"L")
77 IOVDD I 5V supply input
78 PSEL I Test terminal
(connected to Gnd)
41
www.freeservicemanuals.info
12/10/2014
Digitized in Heiloo, Holland

Table of Contents