EasyManua.ls Logo

Supermicro X7DB3 - Page 19

Supermicro X7DB3
93 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 1: Introduction
1-13
write pre-compensation circuitry, decode logic, data rate selection, a clock generator,
drive interface control logic and interrupt and DMA logic. The wide range of functions
integrated onto the Super I/O greatly reduces the number of components required
for interfacing with oppy disk drives. The Super I/O supports 360 K, 720 K, 1.2
M, 1.44 M or 2.88 M disk drives and data transfer rates of 250 Kb/s, 500 Kb/s or
1 Mb/s. It also provides two high-speed, 16550 compatible serial communication
ports (UARTs. Each UART includes a 16-byte send/receive FIFO, a programmable
baud rate generator, complete modem control capability and a processor interrupt
system. Both UARTs provide legacy speed with baud rate of up to 115.2 Kbps as
well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which sup-
port higher speed modems.
The Super I/O supports one PC-compatible printer port (SPP), Bi-directional Printer
Port (BPP), Enhanced Parallel Port (EPP) or Extended Capabilities Port (ECP).
The Super I/O provides functions that comply with ACPI (Advanced Con guration
and Power Interface), which includes support of legacy and ACPI power manage-
ment through an SMI or SCI function pin. It also features auto power management
to reduce power consumption.

Table of Contents

Related product manuals