63
paGe Head
IN DEPTH
63
paGe HeadClOCK and synCHrOnIzaTIOn In sysTem 6000
will typically not suffer from this kind of problem due to
every device being slave to the same reference. Therefore
there will not be any chain of devices that potentially could
accumulate phase errors.
ADAT interfaces are typically more sensitive to sub sample
delays or phase offsets than AES interfaces.
System 6000 technical specifications regarding in and
output phase:
Digital Output Phase: < 3 % of sample period
,QSXW9DULDWLRQ%HIRUH
Sample Slip: +27 % / -73 % of sample period
Literature:
>@-LWWHU6SHFLILFDWLRQDQG$VVHVVPHQWLQ'LJLWDO$XGLR
(TXLSPHQWE\-XOLDQ'XQQ
Presented at AES 93rd Convention, October 1992
Available at www.nanophon.com
>@$XGLR3UHFLVLRQ7HFKQRWHVE\-XOLDQ'XQQ7HFKQRWH
23, 24 and 25.
Available at www.ap.com
[3] Standard: AES3-1992 amendment 1-1997.
Available at www.aes.org
Other literature on the subject:
“Everything you always wanted to know about jitter but
ZKHUHDIUDLGWRDVN´E\%RE.DW]
Available at www.digido.com
Measurement systems manufactured by:
Audio Precision www.ap.com
Prism Sound www.prismsound.com