Figure 3-17. AM64x/AM243x OSPI Interface
3.4.8.4 SPI EEPROM Interface
A 1-Kbit SPI EEPROM (93LC46B) is interfaced to SPI0 port of AM64x/AM243x processor. It is used for testing
purpose.
3.4.8.5 Board ID EEPROM Interface
The GP EVM includes an onboard EEPROM (U7). This EEPROM holds identifying information include the EVM
version and serial number. PHY MAC ID and other static information about the EVM are also stored in this
memory.
The Board ID memory shall be configured to respond to address 0x50 and 0X51 programmed with the header
description and DDR information of this card. AT24CM01 from Microchip is used, this will be interfaced to I2C0
port of the SOCI2C address of the EEPROM can be modified by driving the A0, A1, A2 pins to LOW. The first
259 bytes of addressable EEPROM memory are preprogrammed with identification information for each board.
The remaining 32509 bytes are available to the user for data or code storage.
Table 3-18. Board ID Memory Header Information
Header Field Name Size (bytes) Comments
EE3355AA MAGIC 4 Magic Number
TYPE 1 Fixed length and variable position board ID
header
2 Size of payload
BRD_INFO TYPE 1 Payload type
Length 2 Offset to next header
Board_Name 16 Name of the board
Design_rev 2 Revision number of the design
PROC_Nbr 4 PROC number
Variant 2 Design variant number
PCB_Rev 2 Revision number of the PCB
SCHBOM_Rev 2 Revision number of the schematic
SWR_Rev 2 First software release number
VendorID 2
Build_Week 2 Week of the year of production
Build_Year 2 Year of production
BoardID 6
Serial_Nbr 4 Incrementing board number
System Description www.ti.com
32 AM64x/AM243x GP EVM User's Guide SPRUIX0C – FEBRUARY 2021 – REVISED JUNE 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
To Next Page
Need help?
General
