EasyManuals Logo
Home>Texas Instruments>Microcontrollers>TMS320F2837 D Series

Texas Instruments TMS320F2837 D Series User Manual

Texas Instruments TMS320F2837 D Series
52 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #12 background imageLoading...
Page #12 background image
Advisory ADC: ADC Post-Processing Block Limit Compare
Revisions Affected
0, A, B, C
Details When using a non-zero offset reference in the ADC post-processing block (PPB), the
resultant ADCPPBxRESULT can be signed. TRIPHI or TRIPLO limit compares do not
function correctly with this result if it is signed.
Workarounds When using the TRIPHI or TRIPLO limit compares, leave the offset reference as zero.
The offset reference (and zero compare) can be used as long as the limit compares are
disabled.
If the limit compares, the offset reference, and the zero-crossing compare are to be used
at the same time, then two PPBs can be used. Both PPBs should be configured to use the
same SOC. One PPB can implement the TRIPHI and/or TRIPLO limit compares while the
other can implement offset reference subtraction and zero-crossing detection.
Advisory ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set
Revisions Affected
0, A, B, C
Details If ADCINTSELxNx[INTxCONT] = 0, then interrupts will stop when the ADCINTFLG is set
and no additional ADC interrupts will occur.
When an ADC interrupt occurs simultaneously with a software write of the
ADCINTFLGCLR register, the ADCINTFLG will unexpectedly remain set, blocking future
ADC interrupts.
Workarounds 1. Use Continue-to-Interrupt Mode to prevent the ADCINTFLG from blocking additional
ADC interrupts:
ADCINTSEL1N2[INT1CONT] = 1;
ADCINTSEL1N2[INT2CONT] = 1;
ADCINTSEL3N4[INT3CONT] = 1;
ADCINTSEL3N4[INT4CONT] = 1;
2. Ensure there is always sufficient time to service the ADC ISR and clear the
ADCINTFLG before the next ADC interrupt occurs to avoid this condition.
3. Check for an overflow condition in the ISR when clearing the ADCINTFLG.
Check ADCINTOVF immediately after writing to ADCINTFLGCLR; if it is set, then
write ADCINTFLGCLR a second time to ensure the ADCINTFLG is cleared. The
ADCINTOVF register will be set, indicating an ADC conversion interrupt was lost.
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
if(1 == AdcaRegs.ADCINTOVF.bit.ADCINT1) //ADCINT overflow
{
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 again
// If the ADCINTOVF condition will be ignored by the application
// then clear the flag here by writing 1 to ADCINTOVFCLR.
// If there is a ADCINTOVF handling routine, then either insert
// that code and clear the ADCINTOVF flag here or do not clear
// the ADCINTOVF here so the external routine will detect the
// condition.
// AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 = 1; // clear OVF
}
Silicon Revision C Usage Notes and Advisories www.ti.com
12 TMS320F2837xD Dual-Core Real-Time MCUs Silicon Errata (Silicon
Revisions C, B, A, 0)
SPRZ412M – DECEMBER 2013 – REVISED MARCH 2023
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated

Table of Contents

Other manuals for Texas Instruments TMS320F2837 D Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TMS320F2837 D Series and is the answer not in the manual?

Texas Instruments TMS320F2837 D Series Specifications

General IconGeneral
BrandTexas Instruments
ModelTMS320F2837 D Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals