Aim MIL-STD-1553 - Page 123

MIL-STD-1553 Reference Manual
109
Chapter 3 – System Functions
T
T
Y
Y
_
_
A
A
P
P
I
I
_
_
S
S
E
E
T
T
_
_
M
M
E
E
M
M
_
_
B
B
I
I
U
U
_
_
S
S
I
I
Z
Z
E
E
a
a
x
x
_
_
B
B
i
i
u
u
S
S
i
i
z
z
e
e
[
[
8
8
]
]
Size of BC instruction list areas, Replay and BM buffer area area (logical BIUs 1..8).
typedef struct ty_api_set_mem_biu_size
{
AiUInt32 ul_BcHipInstr;
AiUInt32 ul_BcLipInstr;
AiUInt32 ul_BcAcycInstr;
AiUInt32 ul_RepBuf;
AiUInt32 ul_BmBuf;
} TY_API_SET_MEM_BIU_SIZE;
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
H
H
i
i
p
p
I
I
n
n
s
s
t
t
r
r
Size of the high priority instruction list in entries
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
L
L
i
i
p
p
I
I
n
n
s
s
t
t
r
r
Size of the low priority instruction list in entries
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
A
A
c
c
y
y
c
c
I
I
n
n
s
s
t
t
r
r
Size of the acyclic instruction list in entries
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
R
R
e
e
p
p
B
B
u
u
f
f
Size of the Replay buffer in bytes
AIM Card
Value
Description
1553
0
20000h
20000h
Replay is not used for the relating BIU
For BIU1
For BIU2 (available only on 1553-2 cards)
3910
0
20000h
60000h
Replay is not used for the relating BIU
Note: To disable replay on 3910 cards, this value
has to be set to 0 for all BIUs on the HS
Global Memory bank!
For BIU1
For BIU2
Note: To be able to use the replay mechanism of the board the above sizes
must be set!!!
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
m
m
B
B
u
u
f
f
Size of the Bus Monitor buffer in bytes
T
T
Y
Y
_
_
A
A
P
P
I
I
_
_
S
S
E
E
T
T
_
_
M
M
E
E
M
M
_
_
B
B
I
I
U
U
_
_
C
C
O
O
U
U
N
N
T
T
a
a
x
x
_
_
B
B
i
i
u
u
C
C
n
n
t
t
[
[
8
8
]
]
Amount of BC & RT simulator related IDs (logical BIUs 1..8)
typedef struct ty_api_set_mem_biu_count
{
AiUInt32 ul_RtBhArea;
AiUInt32 ul_RtSqArea;
AiUInt32 ul_RtEqArea;
AiUInt32 ul_BcBhArea;
AiUInt32 ul_BcSqArea;
AiUInt32 ul_BcEqArea;
AiUInt32 ul_BcXferDesc;
} TY_API_SET_MEM_BIU_COUNT;
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
R
R
t
t
B
B
h
h
A
A
r
r
e
e
a
a
Maximum number of RT buffer header Ids
This value shall be a multiple of 256!