Aim MIL-STD-1553 - Apicmdbcgetminorframedefinition

MIL-STD-1553 Reference Manual
214
Chapter 7 – Bus Controller Functions
7.1.9 ApiCmdBCGetMinorFrameDefinition
Prototype:
AiInt16 ApiCmdBCGetMinorFrameDefinition ( AiUInt8 Module, AiUInt8 Biu, AiUInt8 uc_FrameID,
TY_API_BC_FRAME *px_BCMinorFrame );
Driver Command:
API_BC_MIN_FRAME_GET (0x6B)
Purpose:
This command is used to read the sequence of Bus Controller Transfers within a Minor
Frame sequence with options for inserting delays, strobe pulse outputs, and skip
transfer instructions.
I
I
n
n
p
p
u
u
t
t
A
A
i
i
U
U
I
I
n
n
t
t
8
8
u
u
c
c
_
_
F
F
r
r
a
a
m
m
e
e
I
I
D
D
Minor Frame Identifier
O
O
u
u
t
t
p
p
u
u
t
t
T
T
Y
Y
_
_
A
A
P
P
I
I
_
_
B
B
C
C
_
_
F
F
R
R
A
A
M
M
E
E
*
*
p
p
f
f
r
r
a
a
m
m
e
e
BC Minor Frame description
typedef struct ty_api_bc_frame
{
AiUInt8 id;
AiUInt8 cnt;
AiUInt16 instr[MAX_API_BC_XFRAME];
AiUInt16 xid[MAX_API_BC_XFRAME];
} TY_API_BC_FRAME;
#define MAX_API_BC_XFRAME 128
A
A
i
i
U
U
I
I
n
n
t
t
8
8
i
i
d
d
Value
Description
1..64
Minor Frame Identifier
A
A
i
i
U
U
I
I
n
n
t
t
8
8
c
c
n
n
t
t
Value
Description
1..128
Amount of instructions in Minor Frame
A
A
i
i
U
U
I
I
n
n
t
t
1
1
6
6
i
i
n
n
s
s
t
t
r
r
[
[
]
]
Value
Constant
Description
1
API_BC_INSTR_TRANSFER
BC Transfer Instruction
 Used for normal transfers
2
API_BC_INSTR_SKIP
BC Skip Instruction
The skip instruction is a relative, unconditional branch
forward. This means, that the instruction execution is
continued n instructions after the location of the skip
instruction, whereby n is equal to the value set in ‘xid[]’.
This instruction is also intended to be used as a ‘No
Operation’ instruction with interrupt capability (with “Skip
Count=1” and interrupt enabled in ‘xid[]’)
3
API_BC_INSTR_WAIT
BC Wait Instruction
Stops the BC operation until the delay time (set in ‘xid[]’) is
expired. That means during this time, no instructions will be
executed. After the delay time is expired, the instruction
execution continues with the following instruction.
Note: This instruction may be used to implement
larger delays, if it is the only instruction within