EasyManuals Logo

Denon AVR-1912 Service Manual

Denon AVR-1912
196 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #157 background imageLoading...
Page #157 background image
157
W9864G6JH-6 Pin description
W9864G2IH
Publication Release Date: Aug. 28, 2009
- 5 - Revision A03
5. PIN DESCRIPTION
PIN NUMBER PIN NAME
FUNCTION DESCRIPTION
24, 25, 26, 27, 60, 61, 62,
63, 64, 65, 66
A0A10
Address
Multiplexed pins for row and column address.
Row address: A0A10. Column address: A0
A7.
A10 is sampled during a precharge command to
determine if all banks are to be precharged or
bank selected by BS0, BS1.
22, 23 BS0, BS1 Bank Select
Select bank to activate during row address latch
time, or bank to read/write during address latch
time.
2, 4, 5, 7, 8, 10, 11, 13, 31,
33, 34, 36, 37, 39, 40, 42,
45, 47, 48, 50, 51, 53, 54,
56, 74, 76, 77, 79, 80, 82,
83, 85
DQ0DQ31
Data
Input/ Output
Multiplexed pins for data output and input.
20
CS
Chip Select
Disable or enable the command decoder. When
command decoder is disabled, new command is
ignored and previous operation continues.
19
RAS
Row Address
Strobe
Command input. When sampled at the rising
edge of the clock
RAS , CAS and
WE
define the operation to be executed.
18
CAS
Column Address
Strobe
Referred to
RAS
17
WE
Write Enable
Referred to
RAS
16, 28, 59, 71
DQM0
DQM3
Input/Output
Mask
The output buffer is placed at Hi-Z (with latency
of 2) when DQM is sampled high in read cycle.
In write cycle, sampling DQM high will block the
write operation with zero latency.
68 CLK Clock Inputs
System clock used to sample inputs on the rising
edge of clock.
67 CKE Clock Enable
CKE controls the clock activation and
deactivation. When CKE is low, Power Down
mode, Suspend mode, or Self Refresh mode is
entered.
1, 15, 29, 43 V
DD
Power
Power for input buffers and logic circuit inside
DRAM.
44, 58, 72, 86 V
SS
Ground
Ground for input buffers and logic circuit inside
DRAM.
3, 9, 35, 41, 49, 55, 75, 81
V
DDQ
Power for I/O
Buffer
Separated power from VDD, to improve DQ
noise immunity.
6, 12, 32, 38, 46, 52, 78, 84
V
SSQ
Ground for I/O
Buffer
Separated ground from VSS, to improve DQ
noise immunity.
14, 21, 30, 57, 69, 70, 73 NC No Connection
No connection.

Table of Contents

Other manuals for Denon AVR-1912

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Denon AVR-1912 and is the answer not in the manual?

Denon AVR-1912 Specifications

General IconGeneral
Impedance47 Ω
Receiver typeSurround
Frequency range10 - 100000 Hz
Input sensitivity200 mV
Audio output channels7.1 channels
Audio A/D Converter (ADC)24-bit/96kHz
Signal-to-Noise Ratio (SNR)100 dB
Total Harmonic Distortion (THD)0.08 %
Power output per channel (1KHz@6 Ohm)125 W
Power output per channel (20-20KHz@8 Ohm)90 W
HDMI in6
Composite video in3
Component video (YPbPr/YCbCr) in1
Headphone connectivity6.3 mm
Connectivity technologyWired
Speakers connectivity typeBanana connector/Binding posts
Audio formats supportedAAC, FLAC, MP3, WAV, WMA
Image formats supportedJPG
Wi-FiNo
Ethernet LANYes
AM band range520 - 1710 kHz
FM band range87.5 - 107.9 MHz
Supported radio bandsAM, FM
Preset stations quantity56
Supported video modes1080i, 1080p, 480i, 480p, 576i, 576p, 720p
Analog signal format systemNTSC, PAL
Display-
Product colorBlack
Audio decodersDolby Digital EX, Dolby Digital Plus, Dolby Pro Logic II, Dolby Pro Logic IIx, Dolby Pro Logic IIz, Dolby TrueHD, DTS 96/24, DTS Neo:6, DTS-ES, DTS-ES (Discrete 6.1), DTS-ES (Matrix 6.1), DTS-HD
Apple docking compatibilityiPhone, iPod
AC input voltage120 V
AC input frequency60 Hz
Power consumption (standby)0.1 W
Power consumption (typical)460 W
Weight and Dimensions IconWeight and Dimensions
Depth382 mm
Width435 mm
Height167 mm
Weight10200 g

Related product manuals