EasyManua.ls Logo

GE P54E - Page 757

GE P54E
850 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
P54A/B/C/E
Appendix B - Settings and Signals
P54xMED-TM-EN-1
B191
MENU TEXT COL ROW DEFAULT SETTING AVAILABLE OPTIONS
DESCRIPTION
[Courier Number (time-seconds)]
Setting that determines the operating time-delay of the element upon detection of a voltage supervision condition.
VTS I> Inhibit 46 05 10
From 0.08*I1 to 32*I1 in steps of 0.01*I1
[Courier Number (current)]
The setting is used to override a voltage supervision block in the event of a phase fault occurring on the system that could trigger the
voltage supervision logic.
VTS I2> Inhibit 46 06 0.05
From 0.05*I1 to 0.5*I1 in steps of 0.01*I1
[Courier Number (current)]
The setting is used to override a voltage supervision block in the event of a fault occurring on the system with negative sequence current
above this setting which could trigger the voltage supervision logic.
Inrush Detection 46 0E Disabled
Disabled
Enabled
[Indexed String]
This setting is to enable/disable the Inrush Detection used for the Distance protection.
Inrush Detection 46 0E Disabled
Disabled
Enabled
[Indexed String]
This setting is to enable/disable the Inrush Detection used for the Distance protection if Phase Differential Protection is disabled or set
Compensation is not set to Transformer.
I>2nd Harmonic 46 0F 20
From 10 to 100 in steps of 5
[Courier Number (percentage)]
If the level of second harmonic in any phase current or neutral current exceeds the setting, inrush conditions will be recognized by changing
the status of four DDB signals from low to high in the Programmable Scheme Logic (PSL). The user then has a choice to use them further in
the PSL in accordance with the application.
I>2nd Harmonic 46 0F 20
From 10 to 100 in steps of 5
[Courier Number (percentage)]
If the level of second harmonic in any phase current or neutral current exceeds the setting, inrush conditions will be recognized by changing
the status of four DDB signals from low to high in the Programmable Scheme Logic (PSL). The user then has a choice to use them further in
the PSL in accordance with the application.
WEAK INFEED BLK
46
10
Week Infeed Sub Heading
CT SUPERVISION
46
30
CT Supervision Sub Heading
CTS Mode 46 31 Disabled
Disabled
Standard / Enabled
I Diff
IDiff + Std
[Indexed String]
Setting to disable, enable the standard (voltage dependant) CTS element
CTS Mode 46 31 Disabled
Disabled
Standard / Enabled
I Diff
IDiff + Std
[Indexed String]
Setting to disable or enable the Differential (current based, communication dependant) CTS
CTS Mode 46 31 Disabled
Disabled
Standard / Enabled
I Diff
IDiff + Std
[Indexed String]
Setting to disable, enable the standard (voltage dependant) CTS or enable the Differential (current based, communication dependant) CTS or
allow both CTS algorithms to work simultaneously
CTS Status 46 32 Restrain
Restrain
Indication
[Indexed String]
This setting determines whether the following operations will occur upon detection of CTS.
• CTS set to provide alarm indication only.
• CTS set to restrain local protection
The settings are visible if CTS Mode is not disabled.
CTS Status 46 32 Restrain
Restrain
Indication

Table of Contents

Related product manuals