EasyManua.ls Logo

Intel Agilex I Series - 4.2.5.1. The QSFPDD NRZ Tab

Intel Agilex I Series
63 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
4.2.5.1. The QSFPDD NRZ Tab
Figure 19. The QSFPDD NRZ Tab
The following sections describe controls in the QSFPDD NRZ tab.
Status
The Status control displays the following status information during the loopback test:
PLL Lock: Shows the PLL locked or unlocked state.
Pattern Sync: Shows the pattern synced or not state. The pattern is considered
synced when the start of the data sequence is detected.
Detail: Shows the PLL lock and pattern sync status.
Control
Use the following controls to select an interface to apply PMA settings, data type, and
error control:
QSFPDD0 x8
QSFPDD1 x8
4. Board Test System
683288 | 2022.09.22
Send Feedback
Intel
®
Agilex
I-Series FPGA Development Kit User Guide
29

Table of Contents

Related product manuals