EasyManuals Logo
Home>Intel>Motherboard>S2600IP

Intel S2600IP Guide

Intel S2600IP
141 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #120 background imageLoading...
Page #120 background image
Miscellaneous Events
System Event Log Troubleshooting Guide for EPSD
Platforms Based on Intel
®
Xeon
®
Processor E5 4600/2600/2400/1600/1400 Product Families
110 Intel order number G90620-002 Revision 1.1
Byte
Field
Description
13
Event Direction and
Event Type
[7] Event direction
0b = Assertion Event
1b = Deassertion Event
[6:0] Event Type = 70h (OEM defined)
14
Event Data 1
[7:6] 00b = Unspecified Event Data 2
[5:4] 00b = Unspecified Event Data 3
[3:0] Event Trigger Offset
Refer to the latest Intel
®
Xeon Phi
Coprocessor Adapter specification.
15
Event Data 2
Not used
16
Event Data 3
Not used
11.9.2.1 Intel
®
Xeon Phi
Coprocessor (MIC) Status Sensors Next Steps
Refer to the latest Intel
®
Xeon Phi
Coprocessor Adapter specification for the next steps.

Table of Contents

Other manuals for Intel S2600IP

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel S2600IP and is the answer not in the manual?

Intel S2600IP Specifications

General IconGeneral
BrandIntel
ModelS2600IP
CategoryMotherboard
LanguageEnglish

Related product manuals