83
CIO Area Allocations Section 4-1
Accessing Memory (Sending Mail) (Bit 01)
This bit turns ON while CPU Unit memory is being accessed to create a file to
be attached using the mail send function, and it turns OFF when the file has
been created.
ON while CPU Unit memory is being accessed to store an attached file using the mail
receive function.
Accessing Memory (Receiving Mail) (Bit 02)
This bit turns ON while CPU Unit memory is being accessed to store an
attached file using the mail receive function, and it turns OFF after the file has
been stored.
System Setup Format (Bits 08 to 11)
These bits show the format classification in the CPU Bus Unit System Setup
Area.
Error Status (Ethernet Unit
to CPU Unit)
The status of errors that occur at the Ethernet Unit is reflected as shown in the
following diagram.
Bit address Format classification
11 10 09 08
0000ETN11 mode
0001ETN21 mode
Other Reserve
Bit Error Status Manipulated by Unit operation
00 to 01 (Not used.) --- --- ---
02 IP address setting error ON Unit ON if any of the following conditions apply to the IP
address.
• All bits in the host ID are 0 or 1.
• All bits in the network ID are 0 or 1.
• All bits in the subnet ID are 1.
• The IP address begins with 127 (0x7F)
OFF Unit OFF when the IP address is normal.
03 IP address table error ON Unit On if the IP address table information is incorrect.
OFF Unit OFF when the IP address table is normal.
04 IP router table error ON Unit ON if the IP router table information is incorrect.
OFF Unit OFF when the IP address table is normal.
Bit 02: IP address setting error
Bit 03: IP address table error
Bit 04: IP router table error
Bit 06: Routing table error
Bit 11: SNTP server error
Bit 12: SMTP server error
Bit 13: POP server error
Bit 14: Address disagreement
n+18
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Bit 05: DNS server error
Bit 15: EEPROM error