Panasonic SA-PM28E - Page 90

Pin No. Mark I/O Function
60 TX O Digital audio
interface output
signal
61 MCLK I Micro controller
command clock
signal input (Latches
data at the rising
edge)
62 MDATA I Micro controller
command data signal
input
63 MLD I Micro controller
command load signal
input
Low: Load
64 BLKCK O Subcode block clock
signal (f=75 Hz in
normal-speed
playback mode)
65 PWMSEL I PWM output mode
selection input Low:
Direct High: 3- state
66 SMCK O 4.2336 MHz/ 8.4672
MHz clock signal
output
67 SBCK I Clock input for
subcode serial output
68 STAT O Status signal output
69 NRST I Reset input Low:
Reset
70 SPPOL O Spindle motor drive
signal output
(polarity output)
71 PMCK O 88.2-kHz clock signal
output
72 DQSY O Pack signal output
for CD-TEXT data
73 TXTD O CD-TEXT data signal
output
74 TXTCK O External clock signal
input for CD-TEXT
register
75 NTEST I Test input pin High:
Normal
90