EasyManua.ls Logo

Parker LVD1 - Page 63

Parker LVD1
99 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Parker Hannifin S.p.A. - Divisione S.B.C. LVD User’s Manual
63
Pr93 Second PLC timer. Every 6.144 ms, if Pr93 is other than zero, the timer is decreased; if
pr93 is equal to zero, bit parameter b99.1 is set to 1.
b94.0 Force a double word formatted operation. When the drive is powered up this parameter is
on zero. If it is on one, the first mathematical operation performed by the Pico-PLC is carried
out setting the three operands to double word format; after the operation has been performed
b94.0 is automatically reset. If Pr60..Pr68 are utilised, the double word format is implicit.
b94.5 Disables the first fast input (b94.5=1). Zero at power up.
b94.6 Disables the second fast input (b94.6=1). Zero at power up.
b94.7 Disables the third fast input (b94.7=1). Zero at power up.
b99.0 Status of first timer. Equal to 1 if Pr92 = 0.
b99.1 Status of second timer. Equal to 1 if Pr93 = 0.
b99.2 Equal to 1 if the result of the last PLC operation is negative.
b99.3 Equal to 1 if the result of the last PLC operation is zero.
b99.13 PLC status. Default=1. If on one, the PLC program is executed, if on zero, the program is
not executed and the facility for editing PLC instructions is enabled.
PLC INSTRUCTIONS
LD
Pa.y
load bit y of parameter Pa in the stack
LDN Pa,y load inverted bit y of parameter Pa in the stack
OUT Pa,y set bit y of parameter Pa to the value loaded in the stack
OUTN Pa,y set bit y of parameter Pa to the stack value and invert it
SET Pa,y if the stack is at 1, set bit y of parameter Pa to 1
RES Pa,y if the stack is at 1, set bit y of parameter Pa to 0
AND Pa,y the bit loaded in the stack assumes the result of the logical
AND between itself and bit y of parameter Pa
ANDN Pa,y the stack bit assumes the result of the logical AND between
itself and the inverted bit y of parameter Pa
OR Pa,y the bit loaded into the stack assumes the result of the logical
OR between itself and bit y of parameter Pa
ORN Pa,y the stack bit assumes the result of the logical OR between
itself and the inverted bit y of parameter Pa
ADD Pa, Pb, Pc if the stack bit it at 1, a parameter summing operation is
performed, hence: Pc = Pa + Pb
SUB Pa, Pb, Pc if the stack bit is at 1, a parameter subtraction operation is
performed, hence: Pc = Pa - Pb
MUL Pa, Pb, Pc if the stack bit is at 1, a parameter multiplication operation is
performed, hence: Pc = Pa Pb
DIV Pa, Pb, Pc if the stack bit is at 1, a parameter division operation is
performed, hence: Pc = Pa / Pb
END program end
FIN y, 0/1
fast scanning input
Pa.y
Pa.y
ADD
Pa Pb Pc
Pa.y
Pa.y
SET
Pa.y
END
Pa.y
Pa.y
SUB
Pa Pb Pc
RST
Pa.y
Pa.y
Pa.y
MUL
Pa Pb Pc
DIV
Pa Pb Pc
FIN
Pa.y

Table of Contents

Related product manuals