EasyManua.ls Logo

Supermicro SUPERSERVER 5018A-TN7B - Page 86

Supermicro SUPERSERVER 5018A-TN7B
122 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
7-6
SUPERSERVER 5018A-TN7B User’s Manual
CPU Conguration
The following CPU information will be displayed:
Processor ID
Processor Frequency
L1 Cache RAM
L2 Cache RAM
Processor Version
Clock Spread Spectrum
If this feature is set to Enabled, the BIOS utility will monitor the level of Electro-
magnetic Interference caused by the components and will attempt to reduce the
interference whenever needed. The options are Enabled and Disabled.
EIST (GV3)
EIST (Enhanced Intel SpeedStep Technology) GV3 allows the system to automati-
         󰀨   
consumption and heat dissipation. Select Auto to enable 80 CPU stepping support
automatically and disabled other functions. The options are Disabled, Enabled, and
Auto. Please refer to Intel’s web site for detailed information.
P-state Coordination
This feature selects the type of coordination for the P-State of the processor. P-
State is a processor operational state that reduces the processor's voltage and
󰀩Package,
and Module.
TM1 (Available when supported by the CPU.)
Select Enable to activate TM1 support for system thermal monitoring. TM1 allows
the CPU to regulate its power consumption based upon the modulation of the

threshold. The options are Disabled and Enabled.
TM2 Mode (Available when supported by the CPU.)
Use this feature to select the throttling mode for TM2. The options are LEM Throt-
tling and Adaptive Throttling.

Table of Contents

Related product manuals