EasyManua.ls Logo

VIPA SSM-BG41 - Page 85

VIPA SSM-BG41
286 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Manual BG41/BG42/BG43 Interface modules
Rev. 99/49 3-57
3.2.9.5.6 FB55 (STAT_IN), reading of the status bit
The status bit can be read with the data handling block FB55 (STAT_IN). This function is presently
only available with the 4-20mA module (MD43).
The following parameters are to be transferred when loading FB55:
Des. Format Explanation
ADR KF Peripheral base address of the building
block
K/EI KY Number of channels / analogue inputs
WERT W Status bits
FEHL BY Error byte
Tab. 3-13: List of parameters for the loading of FB55
The following details are necessary for the abovementioned parameters:
ADR
(peripher)
Input of the peripheral address, under which the building block can be controlled
by the PLC. This address can be set with the DIL switches S1 and S2. Further
details can be found in chapter 5.
K/EI
K: Number of channels to which the module is connected (1-3).
EI: Number of analogue inputs (1-8)
WERT
Flag word, in which the status bits are filed.
LB MAX-Status, RB MIN-Status.
FEHL
This byte has a value of 0, if functioning correctly. In the case of a malfunction an
error code is entered. The error is acknowledged automatically, i.e. the byte is
reset to 0 once the cause of the error has been eliminated.
1 Building block not ready
2 Building block does not answer
The following bytes of the inputs E1 to E8 are returned:
Bit. No.
76543210
MIN Status
E8 E7 E6 E5 E4 E3 E2 E1
Bit. No.
76543210
MAX Status
E8 E7 E6 E5 E4 E3 E2 E1

Table of Contents

Related product manuals