EasyManua.ls Logo

VIPA CPU 21 Series User Manual

VIPA CPU 21 Series
394 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Page #1 background imageLoading...
Page #1 background image
Manual
VIPA CPU 21x
Order No.: VIPA HB103E
Rev. 05/45

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the VIPA CPU 21 Series and is the answer not in the manual?

VIPA CPU 21 Series Specifications

General IconGeneral
BrandVIPA
ModelCPU 21 Series
CategoryControl Unit
LanguageEnglish

Summary

Chapter 1 Principles

Safety information for users

Important safety guidelines for handling VIPA modules and preventing electrostatic discharge.

Hints for the deployment of the MPI interface

Guidance on using the MPI interface and the 'Green Cable' for data transfer between CPUs and PCs.

Overview CPU 21x

General description of the VIPA CPU 21x family, including its versions and features.

Hints for project engineering

Requirements and steps for project engineering using Siemens SIMATIC Manager and GSD files.

Operating modes of a CPU

Explanation of the CPU's operating modes: STOP, START-UP, and RUN, and their characteristics.

Chapter 2 Hardware description

System overview

Overview of the CPU 21x family, its versions, and key properties like instruction set compatibility and memory.

CPU 21x

Details on the CPU 21x, including its instruction set compatibility, MPI interface, and memory.

CPU 21x-2BT10

Description of the CPU 21x-2BT10, highlighting its Ethernet capabilities and additional features.

CPU 21xDPM

Details on the CPU 21xDPM, focusing on its integrated Profibus-DP master functionality.

Components

Description of the components of the CPU 21x, including LEDs, function selector, MMC slot, and power supply.

Technical data

Comprehensive technical data for CPU 21x, including electrical, dimensional, and module-specific specifications.

Chapter 3 Deployment CPU 21x

Assembly

Step-by-step instructions for physically installing the CPU modules into the System 200V rack.

Start-up behavior

Explanation of the CPU's start-up sequence after power-on, reset, or data transfer.

Address allocation

Details on how peripheral modules are addressed automatically and how to modify allocations.

Project engineering

Information on using Siemens SIMATIC Manager and GSD files for project engineering and module addressing.

Project transfer

Methods for transferring projects to the CPU via MPI or MMC, including essential steps and considerations.

Operating modes

Description of the three operating modes: STOP, START-UP, and RUN, and their characteristics.

Firmware update

Guidance on updating the CPU firmware using an MMC, including precautions and procedures.

Chapter 4 Deployment of the CPU 21x-2BT10 with TCP/IP

Protocols

Explanation of communication protocols like TCP/IP, UDP, and RFC1006 used for Ethernet communication.

IP address and subnet

Details on IP address structure, subnet masks, and initial IP assignment for network configuration.

Network planning

Guidelines and standards for planning industrial Ethernet networks, including topology and cable selection.

Communication possibilities of the CP

Overview of communication types supported by the CP, including PG/OP and configurable connections.

Hardware configuration

Steps for configuring the hardware using Siemens SIMATIC Manager, including GSD file integration.

Configure connections

Instructions for configuring communication connections between stations using NetPro, defining partner types and connection parameters.

SEND/RECEIVE with PLC program

Explanation of using SEND/RECEIVE blocks (FC5, FC6) for cyclic data transfer between CPU and CP.

NCM diagnostic – Help for error diagnostic

Troubleshooting guide for common communication errors using NCM diagnostic tools.

Chapter 5 Deployment CPU 21x-2BT02 with H1 / TCP/IP

Principles

Basic principles of network topologies, twisted pair cabling, hubs, and switches used in Ethernet networks.

TCP/IP

Detailed explanation of TCP/IP protocols, IP addressing, and the functions of TCP and UDP.

Ethernet and IP addresses

Information on Ethernet MAC addresses, IP address structure, and broadcast addresses.

Project Engineering of the CPU 21x-2BT02

Procedure for project engineering including CP configuration with WinNCS, hardware configuration, and PLC programming.

CP configuration with WinNCS

Steps for configuring the CP using VIPA WinNCS, covering initial CP setup and connection configuration.

PLC application programming

Details on PLC programming for connection requests using SEND, RECEIVE, and SYNCHRON blocks.

Start-up behavior

Explanation of the CPU 21x-2BT02 and CP start-up behavior, including synchronization and status changes.

Chapter 6 Deployment of the CPU 21xDPM

Principles

Introduction to Profibus-DP, its principles, and the distinction between masters and slaves.

Project engineering CPU with integrated Profibus-DP master

Steps for project engineering the CPU 21xDPM as a Profibus-DP master using Siemens SIMATIC Manager.

Project transfer

Methods for transferring projects to the CPU via MPI or MMC, including specific steps for configuration.

DP master operating modes

Description of the DP master's operating modes: STOP→RUN (automatically) and RUN.

Commissioning and Start-up behavior

Guidance on commissioning the CPU 21xDPM, including system setup, project transfer, and default boot procedures.

Chapter 7 Deployment of the CPU 21xDP

Principles

Introduction to Profibus-DP, its principles, and the distinction between masters and slaves.

CPU 21xDP configuration

Steps for configuring the CPU 21xDP as a Profibus-DP slave using Siemens SIMATIC Manager and GSD files.

DP slave parameters

Details on configuring DP slave parameters, including input/output areas and CPU memory release.

Diagnostic functions

Explanation of Profibus-DP diagnostic functions, standard and device-related data structures, and starting diagnostics.

Profibus Installation guidelines

Guidelines for installing Profibus networks, including structure, medium, addressing, and termination.

Commissioning

Steps for commissioning the CPU 21xDP, including installation, master system configuration, and voltage supply.

Chapter 8 Deployment CPU 21xCAN

Principles CAN-Bus

Introduction to CAN-Bus principles, CANopen as a user profile, and communication objects like PDOs and SDOs.

Project engineering of the CPU 21xCAN

Steps for project engineering the CANopen master using WinCoCT and Siemens SIMATIC Manager.

Hardware configuration CPU 21xCAN and System 200V modules

Instructions for hardware configuration of the System 200V modules and CPU 21xCAN using Siemens tools.

Modes

Description of the operating modes for the CAN master: STOP→RUN (automatically) and RUN.

Process image of the CPU 21xCAN

Details on the CPU 21xCAN process image for input (RPDOs) and output (TPDOs) data.

Object directory

Structure and content of the CANopen object directory, including communication-specific and standardized device profile areas.

Chapter 9 Deployment CPU 21xSER-1

Fast introduction

Overview of CPU 21xSER-1 serial interfacing facilities, supported protocols, and SFCs for serial communication.

Protocols and Procedures

Explanation of ASCII, STX/ETX, 3964R, USS, and Modbus protocols and their procedures.

Deployment of the serial interface

Description of the RS232C and RS485 interfaces, including pin assignments and electrical characteristics.

Principles of data transfer

Illustration of data transfer principles using SFCs, FIFO buffers, and protocols like ASCII, STX/ETX, 3964R, USS, Modbus.

Parameterization

Details on parameterizing serial interfaces using SFC 216 (SER_CFG) and data blocks for different protocols.

Communication

Explanation of communication via send/receive blocks (SFC 217, SFC 218) and their usage with different protocols.

Modbus – Example communication

An example demonstrating Modbus communication between a master and slave CPU 21xSER-1.

Chapter 10 Deployment CPU 21xSER-2

Principles

Overview of CPU 21x-2BS02 serial interfacing facilities, its two RS232C interfaces, and supported protocols.

Protocols and Procedures

Explanation of ASCII, STX/ETX, 3964(R), and RK512 protocols and their procedures.

RS232C interface

Detailed description of the RS232C interface, its properties, pin assignments, and supported signals.

Communication

Explanation of data communication controlled by handler blocks (SFCs) for CPU-CP interaction.

Initialize interfaces

Steps for initializing serial interfaces using SFC 235 (SYNCHRON) in OB100, including block size configuration.

Interface parameters

Details on interface parameter transfer using SFC 230 (SEND) and SFC 234 (RESET), including parameter structures for various protocols.

Chapter 11 Integrated OBs SFBs SFCs

Integrated OBs and SFBs

Overview of integrated Organization Blocks (OBs) and System Function Blocks (SFBs) available in the CPU 21x.

Integrated standard SFCs

List and description of standard System Function Calls (SFCs) provided by Siemens.

VIPA specific SFCs

Description of VIPA-specific SFCs, their assignment to CPU families, and inclusion procedure.

SFC 216 SER_CFG

Details on SFC 216 SER_CFG for RS232C parameterization, including protocols and parameter blocks.

SFC 217 SER_SND

Explanation of SFC 217 SER_SND for sending data via the RS232C interface, including parameters and error messages.

SFC 218 SER_RCV

Details on SFC 218 SER_RCV for receiving data via the RS232C interface, including parameters and error messages.

SFC 220 MMC_CR_F

Information on SFC 220 MMC_CR_F for creating or accessing files on MMC, including restrictions and parameters.

SFC 221 MMC_RD_F

Details on SFC 221 MMC_RD_F for reading data from MMC, including parameters and return values.

SFC 222 MMC_WR_F

Explanation of SFC 222 MMC_WR_F for writing data to MMC, including parameters and return values.

SFC 223 PWM

Details on SFC 223 PWM for parameterizing pulse duration modulation for output channels.

SFC 224 HSC

Information on SFC 224 HSC for parameterizing high-speed counter functions for input channels.

SFC 225 HF_PWM

Details on SFC 225 HF_PWM for parameterizing pulse duration modulation with frequency for output channels.

SFC 227 - TD_PRM

Explanation of SFC 227 TD_PRM for connecting the TD200 terminal from Siemens to VIPA CPUs.

SFC 228 - RW_KACHEL

Details on SFC 228 RW_KACHEL for direct access to the CPU page frame area for read/write operations.

Page frame communication - Parameter

Description of handling blocks for communication processors and their parameters like SSNR, ANR, ANZW, IND.

Page frame communication - Parameter transfer

Explanation of direct and indirect parameter transfer methods for handling blocks using SFC 230.

Page frame communication - Indicator word ANZW

Structure and meaning of the indicator word ANZW for status and error reports of communication orders.

Status and error reports

Table of important indicator word states for SEND, RECEIVE, and READ/WRITE-ACTIVE operations.

SFC 230 - SEND

Details on the SFC 230 SEND block for initializing a send order to a CP, including parameters and conditions.

SFC 231 - RECEIVE

Explanation of the SFC 231 RECEIVE block for receiving data from a CP, including parameters and activation conditions.

SFC 236 - SEND_ALL

Details on the SFC 236 SEND_ALL block for transmitting data from CPU to CP using the declared block size.

SFC 237 - RECEIVE_ALL

Explanation of the SFC 237 RECEIVE_ALL block for transmitting data received from CP to CPU.

Chapter 12 Instruction list

Alphabetical instruction list

An alphabetical listing of all available commands for the VIPA CPUs, including their syntax and page references.

Abbreviations

A list of abbreviations used in the manual, with their corresponding descriptions for clarity.

Registers

Description of the ACCU and Address Register (AR) used for data processing and addressing.

Addressing examples

Illustrative examples of immediate and direct addressing modes for accessing operands and memory locations.

Math instructions

Details on fixed-point, floating-point arithmetic, and trigonometric instructions, including operands and status word effects.

Block instructions

Information on block call instructions (CALL, UC) and block end instructions (BE, BEU, BEC).

Jump instructions

Description of various jump instructions based on conditions, RLO, BR, and CC bits.

Transfer instructions

Explanation of instructions for transferring data between ACCU and addressed operands, including register indirect and area crossing.

Data type conversion instructions

Details on instructions for converting data types between BCD, integer, real, and double integer formats.

Comparison instructions

Explanation of instructions used for comparing integer and real numbers in ACCU1 and ACCU2.

Combination instructions (Bit)

Instructions for combining signal states of addressed operands using AND, AN, O, ON, X, XN logic.

Timer instructions

Description of instructions for starting, resetting, and controlling timers with various edge triggers and parameters.

Counter instructions

Details on instructions for presetting, resetting, incrementing, decrementing, and enabling counters.

VIPA specific diagnostic entries

Information on VIPA-specific event-IDs found in the CPU diagnostic buffer for troubleshooting.

Related product manuals