EasyManuals Logo

VIPA CPU 21 Series User Manual

VIPA CPU 21 Series
394 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #293 background imageLoading...
Page #293 background image
Manual VIPA CPU 21x Chapter 10 Deployment CPU 21xSER-2
HB103E - Rev. 05/45 10-7
RS232C interface
• Interface compatible to the COM interface of a PC
• Protocols supported: ASCII, STX/ETX, 3964(R) and RK512
• receive buffer of 256Byte and send buffer with 256Byte.
• The maximum telegram length is 255Byte
• Logical signals as voltage levels
• Point-to-point links with serial full-duplex transfer in 2-wire technology
with data transfers over distances of up to 15m (only at RS232C)
• Data transfer rate up to 115,2kBaud
Via 9pin jack, you may establish a serial point-to-point connection.
9pin jack Connection RS232C
Pin Description
1 CD-
2 RxD
3 TxD
4 DTR-
5 GND
6 DSR-
7 RTS-
8 CTS-
9 RI-
The CPU 21x-2BS02 currently supports the following RS232C signals:
TxD Transmit Data
The transmit data is transferred via the TxD line. When the transmit line is
not used the CPU 21x-2BS02 holds it at a logical "1".
RxD Receive Data
The receive data arrives via the RxD line. When the receive line is not in
use, it must be held at a logical "1" by the transmitting station.
Properties
Properties of the
RS232C interface
Connection
interface
RxD
TxD
GND
TxD
RxD
3
2
GND
5
RTS
CTS
7
8
shield
CPU Periphery

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the VIPA CPU 21 Series and is the answer not in the manual?

VIPA CPU 21 Series Specifications

General IconGeneral
BrandVIPA
ModelCPU 21 Series
CategoryControl Unit
LanguageEnglish

Related product manuals