EasyManua.ls Logo

Xilinx VC707 - Page 8

Xilinx VC707
116 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
8 www.xilinx.com VC707 Evaluation Board
UG885 (v1.4) May 12, 2014
Chapter 1: VC707 Evaluation Board Features
• Ethernet PHY SGMII interface (RJ-45 connector)
• PCI Express endpoint connectivity
• Gen1 8-lane (x8)
• Gen2 8-lane (x8)
• SFP+ Connector
• 10/100/1000 tri-speed Ethernet PHY
• USB-to-UART bridge
•HDMI™ codec
•I
2
C bus
•I
2
C MUX
•I
2
C EEPROM (1 KB)
•USER I
2
C programmable LVDS oscillator
• DDR3 SODIMM socket
•HDMI codec
• FMC1 HPC connector
• FMC2 HPC connector
• SFP+ connector
•I
2
C programmable jitter-attenuating precision clock multiplier
• Status LEDs
•Ethernet status
• Power good
•FPGA INIT
•FPGA DONE
•User I/O
•User LEDs (eight GPIO)
• User pushbuttons (five directional)
• CPU reset pushbutton
•User DIP switch (8-pole GPIO)
• User SMA GPIO connectors (one pair)
• LCD character display (16 characters x 2 lines)
•Switches
• Power on/off slide switch
•FPGA_PROB_B pushbutton
• Configuration mode DIP switch
• VITA 57.1 FMC1 HPC Connector
• VITA 57.1 FMC2 HPC Connector
• Power management
• PMBus voltage and current monitoring through TI power controller
•XADC header
• Configuration options
Send Feedback