EasyManua.ls Logo

Xilinx Zynq UltraScale+ - Page 46

Xilinx Zynq UltraScale+
86 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Zynq UltraScale+ VCU TRD User Guide 46
UG1250 (v2019.1) May 29, 2019 www.xilinx.com
Chapter 3: APU Software Platform
Video Buffer Management
In the case of a raw/processed pipeline, the video capture device (v4l2src), video processing
accelerator (VCU element), and kmssink plugin use DMABUF framework for sharing buffers
between peer elements (see Figure 3-20).
X-Ref Target - Figure 3-19
Figure 3-19: Multi-Stream—7 HDMI and 1 MIPI Input Sources @ 1080p30
X21945-112718
Send Feedback

Related product manuals