Aim MIL-STD-1553 - Page 117

MIL-STD-1553 Reference Manual
103
Chapter 3 – System Functions
T
T
Y
Y
_
_
A
A
P
P
I
I
_
_
M
M
E
E
M
M
_
_
B
B
I
I
U
U
_
_
A
A
D
D
D
D
R
R
a
a
x
x
_
_
B
B
i
i
u
u
A
A
d
d
d
d
r
r
[
[
8
8
]
]
Start addresses of structures (logical BIUs 1..8)
typedef struct ty_api_mem_biu_addr
{
AiUInt32 ul_Cb;
AiUInt32 ul_IrLog;
AiUInt32 ul_RtDesc;
AiUInt32 ul_BmTcb;
AiUInt32 ul_BmAct;
AiUInt32 ul_RtSaDesc;
AiUInt32 ul_RtBhArea;
AiUInt32 ul_RtSqArea;
AiUInt32 ul_RtEqArea;
AiUInt32 ul_BcBhArea;
AiUInt32 ul_BcSqArea;
AiUInt32 ul_BcEqArea;
AiUInt32 ul_BcXferDesc;
AiUInt32 ul_BcHipInstr;
AiUInt32 ul_BcLipInstr;
AiUInt32 ul_BcAcycInstr;
AiUInt32 ul_RepBuf;
AiUInt32 ul_BmBuf;
} TY_API_MEM_BIU_ADDR;
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
C
C
b
b
Start address of the system control block
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
I
I
r
r
L
L
o
o
g
g
Start address of the interrupt log list
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
R
R
t
t
D
D
e
e
s
s
c
c
Start address of the RT descriptor area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
m
m
T
T
c
c
b
b
Start address of the BM trigger control block area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
m
m
A
A
c
c
t
t
Start address of the BM activity recording / message filtering page
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
R
R
t
t
S
S
a
a
D
D
e
e
s
s
c
c
Start address of the RT subaddress/modecode descriptor table
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
R
R
t
t
B
B
h
h
A
A
r
r
e
e
a
a
Start address of the RT buffer header area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
R
R
t
t
S
S
q
q
A
A
r
r
e
e
a
a
Start address of the RT status queue area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
R
R
t
t
E
E
q
q
A
A
r
r
e
e
a
a
Start address of the RT event queue area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
B
B
h
h
A
A
r
r
e
e
a
a
Start address of the BC buffer header area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
S
S
q
q
A
A
r
r
e
e
a
a
Start address of the BC status queue area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
E
E
q
q
A
A
r
r
e
e
a
a
Start address of the BC event queue area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
X
X
f
f
e
e
r
r
D
D
e
e
s
s
c
c
Start address of the BC transfer descriptor area
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
H
H
i
i
p
p
I
I
n
n
s
s
t
t
r
r
Start address of the BC high priority instruction list
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
L
L
i
i
p
p
I
I
n
n
s
s
t
t
r
r
Start address of the BC low priority instruction list
A
A
i
i
U
U
I
I
n
n
t
t
3
3
2
2
u
u
l
l
_
_
B
B
c
c
A
A
c
c
y
y
c
c
I
I
n
n
s
s
t
t
r
r