EasyManua.ls Logo

Hitachi EH-150 - Module Control Register (MDCR)

Hitachi EH-150
176 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 8 Register Structure
Module control register (MDCR)
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
+0
AEN IAV EC1 EC0
Bit 15-4: Reserved
These bits are reserved. Please set "0" always.
Bit 3: Automatic Sending/Receiving enable bit (AEN)
To specify whether Automatic Sending/Receiving function is used or not.
Bit3: AEN Description
0 Request to disable Automatic Sending/Receiving function. (Initial set)
1 Request to enable Automatic Sending/Receiving function.
The confirmation of this bit control can be confirmed referring ATR bit of Module status register (MDSR) bit2.
Bit 2: Request bit to confirm existence of the module (IAV)
This bit is used when to confirm this module is alive or not. The value specified this bit is reflected to AVR bit of
Module status register(MDSR) bit3. If the set value is not reflected to AVR, some problem may be happen in this
module. If this bit programmed to set by user program, the value of this bit will not be reflected without starting
run of CPU module.
Bit2: IAV Description
0 Request to clear the existence response bit (AVR) of status area. (Initial set)
1 Request to set the existence response bit (AVR) of status area.
Bit 1: IER LED indication/Clear bit (EC1)
This bit is used to turn IER LED off. And also this bit clear IERR bit of Module status register bit1.
Bit1: EC1 Description
0 Nothing is done. (Initial set)
1 Request to turn IER LED off and clear IERR bit to "0".
Bit 6 of CnESR : clear ASR table set-up error bit (ATE) to "0".
Bit 0: ERR LED indication/Clear bit (EC0)
This bit is used to turn ERR LED off. And also this bit clear ERR bit of Module status register bit0.
Bit0: EC0 Description
0 Nothing to done. (Initial set)
1 Request to turn ERR LED off and clear ERR bit to "0".
Clear the following bits of CnESR.
Bit 0 : Open error bit (OE)
Bit 1 : Send timeout error bit (STE)
Bit 3 : Receive area error bit (RAE)
Bit 4 : Receive error bit (RCE)
Bit 5 : Send error bit (SNE)
8-7

Table of Contents

Related product manuals