Appendix D: POST Code Diagnostic LED Decoder Intel® Server Board S2600IP and Intel® Workstation Board W2600CR TPS
Revision
1.1
Intel order number G34153-003
Perform the JEDEC defined initialization sequence
Hardware memory test and init
Execute software memory init
Program memory map and interleaving
Program RAS configuration
Memory Initialization at the beginning of POST includes multiple functions, including: discovery,
channel training, validation that the DIMM population is acceptable and functional, initialization
of the IMC and other hardware settings, and initialization of applicable RAS configurations.
When a major memory initialization error occurs and prevents the system from booting with data
integrity, a beep code is generated, the MRC will display a fatal error code on the diagnostic
LEDs, and a system halt command is executed. Fatal MRC error halts do NOT change the state
of the System Status LED, and they do NOT get logged as SEL events. The following table lists
all MRC fatal errors that are displayed to the Diagnostic LEDs.
Table 84. MRC Fatal Error Codes
No usable memory error
01h = No memory was detected by SPD read, or invalid config
that causes no operable memory.
02h = Memory DIMMs on all channels of all sockets are disabled
due to hardware memtest error.
3h = No memory installed. All channels are disabled.
Memory is locked by Intel Trusted Execution Technology and is
inaccessible
DDR3 channel training error
01h = Error on read DQ/DQS (Data/Data Strobe) init
02h = Error on Receive Enable
3h = Error on Write Leveling
04h = Error on write DQ/DQS (Data/Data Strobe
Memory test failure
01h = Software memtest failure.
02h = Hardware memtest failed.
To Next Page
Loading...
Need help?
General
