EasyManua.ls Logo

NXP Semiconductors Layerscape LS1028A BSP - Page 18

NXP Semiconductors Layerscape LS1028A BSP
136 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
The logic on the board usually allows the NOR flash to be accessed from different CS (chip select) option. Each CS is connected
to dedicated flash devices. U-Boot prints which CS is loaded from. The output looks like following.
NOTICE: Fixed DDR on board
NOTICE: 4 GB DDR4, 32-bit, CL=11, ECC on
NOTICE: BL2: v1.5(release):LSDK-18.12-8-gaf6a777e
NOTICE: BL2: Built : 03:34:46, Feb 18 2019
NOTICE: BL31: v1.5(release):LSDK-18.12-8-gaf6a777e
NOTICE: BL31: Built : 03:35:28, Feb 18 2019
NOTICE: Welcome to LS1028 BL31 Phase
U-Boot 2018.09-g30fb661336 (Feb 18 2019 - 03:33:37 +0800)
SoC: LS1028AE Rev1.0 (0x870b0010)
Clock Configuration:
CPU0(A72):1300 MHz CPU1(A72):1300 MHz
Bus: 400 MHz DDR: 1600 MT/s
Reset Configuration Word (RCW):
00000000: 34004010 00000030 00000000 00000000
00000010: 00000000 008f0000 0030c000 00000000
00000020: 020031a0 00002580 00000000 00003296
00000030: 00000000 00000010 00000000 00000000
00000040: 00000000 00000000 00000000 00000000
00000050: 00000000 00000000 00000000 00000000
00000060: 00000000 00000000 200e705a 00000000
00000070: bb580000 00000000
Model: NXP Layerscape 1028a RDB Board
Board: LS1028AE Rev1.0-RDB, Version: C, boot from NOR
FPGA: v5 (RELEASED: RDB_2018_1204_1540)
SERDES1 Reference : Clock1 = 100.00MHz Clock2 = 100.00MHz
I2C: ready
DRAM: 3.9 GiB
DDR 3.9 GiB (DDR4, 32-bit, CL=11, ECC on)
Using SERDES1 Protocol: 47960 (0xbb58)
PCIe0: pcie@3400000 Root Complex: no link
PCIe1: pcie@3500000 Root Complex: no link
Now running in RAM - U-Boot at: fbd3f000
MMC: FSL_SDHC: 0, FSL_SDHC: 1
Loading Environment from SPI Flash... SF: Detected mt35xu02g with page size 256 Bytes, erase size 128
KiB, total 256 MiB
OK
EEPROM: NXID v1
In: serial
Out: serial
Err: serial
Net: eth0: enetc#0 [PRIME], eth1: enetc#1, eth2: enetc#2, eth3: netc_mdio, eth4: enetc#3
MDIO MUX: no MDIO MUX node
Hit any key to stop autoboot: 0
Boot option switching can be performed in U-Boot using the following statements.
Switch to FlexSPI NOR flash (default):
=>qixis_reset
LS1028A BSP user guide
Layerscape LS1028A BSP User Guide, Rev. 0.3, 04/2019
18
NXP Semiconductors

Table of Contents

Related product manuals