EasyManua.ls Logo

Sanyo PDG-DHT8000L - Picture Image; Image Adjustment; Color Management

Sanyo PDG-DHT8000L
242 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
-46-
Electrical Adjustment
Service Adjustment Data Table
These initial values are the reference data written from the
CPU ROM to memory IC when replaced new memory IC. The
adjustment items indicated with are required to readjust fol-
lowing to the “Electrical adjustments”. Other items should be
used with the initial data value.
Grp / No. Item Function Range Initial Note
0 AD Converter (PW392)
3 ADC G-GAIN * RGB (OnBoard/Slot) / YCbCr (OnBoard/Slot) / SCART 0 - 1023 265/210/229
4 ADC R-GAIN * RGB (OnBoard/Slot) / YCbCr (OnBoard/Slot) / SCART 0 - 1023 265/235/232
5 ADC B-GAIN * RGB (OnBoard/Slot) / YCbCr (OnBoard/Slot) / SCART 0 - 1023 255/225/233
10 SOGTH RGB / COMPONENT / SCART 0 - 15 2 / 4 / 4
11 SOGHYSDIS RGB / COMPONENT / SCART 0 - 1 1 / 1 / 0
12 HS1TH H Sync1 Threshold RGB / COMPONENT / SCART 0 - 15 4 / 4 / 4
13 HS0TH H Sync0 Threshold RGB / COMPONENT / SCART 0 - 15 4 / 4 / 4
10 AD Converter (ISL51002/ISL98001)
3 ADC G-GAIN * RGB (OnBoard) / RGB (Slot) / YCbCr (OnBoard/Slot) 0 - 1023 290/290/170
4 ADC R-GAIN * RGB (OnBoard) / RGB (Slot) / YCbCr (OnBoard/Slot) 0 - 1023 290/290/140
5 ADC B-GAIN * RGB (OnBoard) / RGB (Slot) / YCbCr (OnBoard/Slot) 0 - 1023 290/290/140
20 Video Decoder
0 Y Level * 0 - 1023 153
1 C Level * 0 - 1023 410
10 XCXL Parameter XCXL Level 0 - 4 2
11 Sync Amp Low Minimum sync amplitude threshold for HLOCK 1 to 0 transition 0 - 9999 1792
12 Sync Amp High Minimum sync amplitude threshold for HLOCK 0 to 1 transition 0 - 9999 4096
13 Luma Setup Enable 7.5IRE Mode (NTSC only) 0 - 1 0
14 Anti-Alias Filter Anti-Alias Filter 0 - 7 4
15 Anti-Alias Downsample Anti-Alias Downsample 0 - 3 0
16 Anti-Alias High Frequency Anti-Alias High Frequency 0 - 3 3
20
Comb 3D Cross-Luma Top/Bottom
Amplitude
for PAL/SECAM only 0 - 3 3
35 DVI Equalizer (DS16E5110)
0 CH0 Boost Data Boost Setting Value 0 - 7 1
1 CH1 Boost Data Boost Setting Value 0 - 7 1
2 CH2 Boost Data Boost Setting Value 0 - 7 1
40 General
0 IP Mode Set at IP OFF 0: Not used IP Block 1: Used IP Block and IP OFF 0 - 1 1
1 3:2 PullDown Mode bit0: Global Motion bit1: Video Motion 1 - 3 1
2 Detect Film Mode Enable 0: 2:3pull down & 2:2pull down 1: 2:3pull down 2: 2:2pull down 0 - 2 0
3 NR Enable for Analog YUV
0 : Noise Reduction detected with Y and UV motion 1 : Noise
Reduction detected with Y motion
0 - 1 1
4 NR Enable for Digital YUV 0 - 1 0
41 Deinterlacer setting Progressive Mode1, Film Parameter
0 Motion Adaptive Weight Value <KDEINT> 0 - 255 30/30/30
1 Angle Interpolation Level 0 : Conservative <== ==> 4 : Aggressive 0 - 5 4/4/4
2 CUE Low Pass Filter Enable <CUELPFEN> 0 - 255 0/0/0
42 Deinterlacer setting Progressive Mode2 Parameter
0 Motion Adaptive Weight Value <KDEINT> 0 - 255 0/0/0
1 Angle Interpolation Level 0 : Conservative <== ==> 4 : Aggressive 0 - 5 2/2/2
2 CUE Low Pass Filter Enable <CUELPFEN> 0 - 255 0/0/0
47 Noise Reduction (time) NR L1 Parameter
0 Noise Pixel Range <NSRANGEY> / <NSRANGEUV> 0 - 2 1
1 Noise Region 0 <NSREGIONY0> / <NSREGIONUV0> 0 - 1023 12
2 Noise Region 1 <NSREGIONY1> / <NSREGIONUV1> 0 - 1023 24
3 Noise Region 2 <NSREGIONY2> / <NSREGIONUV2> 0 - 1023 40
4 Noise Gain Level <NSFILTERY**> / <NSFILTERUV**> 0 - 255 100
49 Noise Reduction (time) NR L2 Parameter
0 Noise Pixel Range <NSRANGEY> / <NSRANGEUV> 0 - 2 1
1 Noise Region 0 <NSREGIONY0> / <NSREGIONUV0> 0 - 1023 12
2 Noise Region 1 <NSREGIONY1> / <NSREGIONUV1> 0 - 1023 24

Table of Contents

Other manuals for Sanyo PDG-DHT8000L

Related product manuals