Sony Ericsson K850 - Power Distribution & Clocking Concept

K850
1203-2528 rev. 1
FUNCTIONAL OVERVIEW Power Distribution
FUNCTIONAL OVERVIEW
Battery
LDOa
RF
EGG/WBTX
2.75 V/150 mA
LDOd
1.5 V
200 mA
LDOc
2.75 V
200 mA
LDOf
Analog
2.5 V
/1.8 V/1.3 V
30 mA
LDO LP
1.5 V
6.5 mA
LDOh
Camera/Display
2.75 V /1.8 V/1.5 V/1.2 V
100 mA
LDOg
MemCard
2.85 V/ 2.75 V/1.8V/1.5V
100 mA
LDOk
IR
2.75
V/1.8V
200 mA
SIM LDO
2.85 V/ 1.8 V
Level Shifter
50/ 30 mA
CPU
ADC/DAC
Block
Block
Block
DSP
APLL
CPU
Block
Block
XGAM
I/O
Pwr Cntl
Pwr Cntl
APLL
LDOe
(IO)/Core
1.8 V/1.3 V/1.05 V 5%
200 mA
Internal BUCK
1.3 V/1.2 V/1.05 V 5%
600 mA
Charger
USB Charger
RX
TX
SERCON
TX/RX
VCXO
SERCON
RF 3000
2.75 V
ExternLDO
1.8 V
300 mA
S/D
Optional
Used in a maximized
configuration
(two SDRAMs)
Charging
Charging
NAND
SDRAM
SDRAM
2.5 V
Acc sleep
App Sleep
1.2/ 1.05 V
Memory
Card
Camera
Sensor
Level
Shifter
Display
SIM Card
IR
Module
I/O
USB
Transeiver
I/O
BT
BT RF
I/O
Boost
LDO
2.75 V
Optional
Power
Switch
Power
Switch
Codec/
PLL/ADC/
digital
I/O
Audio
amp/
BDATA
ADC/
GPADC
ESD
1.8 V
2.85 V
Hall
2.75 V
2.75 V
RTC
I/O
Backup
Capacitor
Charger sens
Fuel gauge sense
USB
VBUS
GSM PA
I
2
C
Boost converter
Max 20.5 V
Switch
Circuit
LEDs
Vibrator
Power switches might be
necessary for correct display/
camera power timing sequence
LDO
2.8 V
Trickle
WCDMA PA
DC/DC
WCDMA PA
WCDMA PA
WCDMA
TRX
DB 3150
AB 3100
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
I
2
C
APLL
APLL
208 MHz
xxRAM
xxRAM NAND
Flash
card
I2S
D/A
CODEC
D/A
32.768
kHz
MCLK
26 MHz
SYSCLKREQ
OSC
SYS-
CON
SYSCON
Current
time reg
Next
event reg
Comp
Alarm
MCLKREQ
PLL
Internal
use
Always powered
Correction
value
SW
AccSleep_int
M
S
L
M
S
L
EMIF
NAND
EMIF Card if
Key-
board
LCD
Camera
I2SUSB IrDA
PCM
UART
UART
I2C
Power
AccSleep
Current
time reg
Next
event reg
Comp
Acc_48MHz
Acc_60MHz
Acc_32kHz
APLL
13 MHz
APLL
208 MHz
App_32kHz
SYSCLK0
Control
Control
32.768 kHz
Acc_208MHz
Acc_104MHz
Acc_52MHz
App_104MHz
App_208MHz
App_52MHz
PI_RTCCLK
AppSleep
App_13PLL
Power
N=1-16
N=1-16N=1-16
SYSCLK1
LDO
USB
Transceiver
SYSCLK2
+
32 kHz
60 MHz
26 MHz
PLL 26 MHz
Stabilty
counter
Acc_32kHz
1
0
0
& Clocking Concept
Power Distribution Clocking Concept
SEMC Troubleshooting Manual
73 (101)