Sony DP-IF5000 - Page 20

– 32 –
• IC302 DSP56009FJ (LOGIC 3D PROCESSOR)
Pin No. Pin Name I/O Pin Description
1 GND
A
— Ground
2 MCS0 — Not used. (open)
3 MA15/MCS3 — Not used. (open)
4 MA14 — Not used. (open)
5 MA13 — Not used. (open)
6V
CCA
— Power supply pin (+5 V)
7 MA12 — Not used. (open)
8 GND
A
— Ground
9V
CCQ
— Power supply pin (+5 V)
10 GND
Q
— Ground
11 – 14 MA11 – 8 — Not used. (open)
15 GND
A
— Ground
16 MA7 — Not used. (open)
17 V
CCA
— Power supply pin (+5 V)
18 – 20 MA6 – 4 — Not used. (open)
21 GND
A
— Ground
22 – 25 MA3 – 0 — Not used. (open)
26 SCK/SCL I Main serial clock signal input
27 EXTAL I Main serial clock 1.5 MHz signal input
28 V
CCQ
— Power supply pin (+5 V)
29 GND
Q
— Ground
30 PINIT — Not used. (Connect to ground.)
31 GND
P
— Ground
32 PCAP — Ground
33 V
CCP
— Power supply pin (+5 V)
34 GND
S
— Ground
35 MISO/SDA I Main serial data signal input
36 RESET I Reset signal input L: reset
37 MODA/IRQA — Mode set up pin
38 MODB/IRQB — Mode set up pin
39 MODC/NMI — Mode set up pin
40 V
CCS
— Power supply pin (+5 V)
41 SI I Main serial data signal input
42 CS I Serial select signal input
43 HREQ O Main serial busy signal input
44 GND
S
— Ground
45 SDO2 — Not used. (open)
46 SDO1 — Not used. (open)
47 SDO0 O Audio L/R data signal input
48 V
CCS
— Power supply pin (+5 V)
49 SCKT I Audio bit clock signal input
50 WST I Audio bit clock signal input
51 SCKR I Audio bit clock signal input
52 GND
Q
— Ground
53 V
CCQ
— Power supply pin (+5 V)
54 GND
S
— Ground
55 WSR I Audio L/R clock signal input
56 SDI1 I Rear L/R signal input
57 SDI0 I Front L/R signal input
58 DS0 — Not used. (open)
59 DSI/OS0 — Mode set up pin
60 DSCK/OS1 — Mode set up pin