Sony HCD-DP800AV - Schematic Diagram DSP Section (2;2)

HCD-DP800AV
3434
6-11. SCHEMATIC DIAGRAM – DSP (2/2) SECTION – • See page 57 for IC Block Diagrams. –
TP
607
T
P
60
8
T
P6
09
TP
6
10
TP
612
TP613
TP
620
T
P6
24
T
P
60
6
CN
60
3
D601
X6
01
C
633
C6
60
C
661
C
66
6
C
680
C
6
84
C
68
9
C
6
90
C
699
C
70
0
C
7
23
C7
25
C
61
7
C
6
19
C
620
C
621
C
622
C
624
C
6
27
C
628
C
634
C
662
C
66
4
C
665
C
679
C
69
1
C
717
C7
19
C7
22
C
7
24
C
732
C
733
C
625
C
626
R
66
7
R
6
72
R
673
R
678
R
68
1
R
683
R
706
R
758
R
760
R
761
R
77
5
R
77
6
R
77
7
R
679
R
691
C6
68
C
667
C
669
C
67
0
R
7
74
R767
R773
R766
R768
R
670
R
692
R
684
R
685
R
686
R
687
R
688
R
66
8
C729
C728
C727
C726
C
687
C
686
C
685
R769
R770
R
7
65
R
76
3
R
76
2
R
7
72
R779
R780
R781
C632
C631
C630
R
756
R
757
R675
R676
R682
R
674
R
677
C605
R
690
R
75
9
C
61
8
C6
23
R671
C
629
C
741
C
704
R
6
69
J602
R
734
C720
C705
C706
C708
C707
C709
C710
C
716
R
752
C715
R
751
R
750
C
714
R
749
C
713
R
748
C7
12
R
747
C
7
11
IC
6
0
7
IC
6
0
9
IC
6
0
8
R
721
Q
6
1
1
C681
C
682
C
683
D
607
D
608
D
609
D
610
C
701
C702
C
70
3
R
719
R
723
R
72
7
R
720
R
72
4
R
728
R
725
R
729
Q
6
0
9
Q
6
1
0
R
733
R
730
R
782
R
7
83
C
688
N
O
6
01
R
68
9
FB
60
2
Q
6
0
1
R
70
7
R
7
11
R
713
R
71
2
R
70
8
R
7
09
R
69
8
R
702
C
694
C
69
5
C7
31
R
69
7
R
699
R
7
01
C
693
C
730
R
700
R
70
3
C
6
92
R
6
96
R
715
R
716
R
7
17
R
7
31
Q
6
0
8
Q
6
0
5
C
698
Q
6
0
4
Q
6
0
7
Q
6
0
6
D606
E
P6
0
2
R
77
8
Q
6
0
3
JR
62
0
J6
01
FB
603
0µ
H
R744
R745
R737
R740
R741
R
7
36
EP
603
IC
6
0
4
FR
S
L
S
R
C
LR
C
K
D
ATA
B
CK
A
.G
N
D
FL
23
P
FFC
-S
(1M
M
)
RD3.9SB2
13
.5M
H
z
22
0
10V
220
10
V
220
10V
220
10V
10
50V
10
50V
100
16V
220
10V
10
5
0V
10
50V
10
50V
10
50V
0
.1
0.1
0
.1
0.01
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0
.1
0.1
0.1
0.1
0
.1
10p
10
p
100
100
1
00
10k
33k
100
47k
1k
1
k
1k
10k
10k
10k
4.7k
0
1
0
50V
10
50V
10
50V
10
50V
1k
1k
1k
1k
10k
10
0
100
100
100
100
100
100
100
10
50V
0.1
10
50V
0.1
100
1
6V
100
16
V
1
0
50
V
1k
1k
1k
1k
1k
1k
47k
47k
47k
0.1
0.01
0.01
4
7k
4
7k
100
100
100
100
5.6k
0
.1
1M
1
k
0.01
2
20
10V
100
0.1
0.1
10
50V
10
0
1P
1k
220p
10
50V
10
50V
10
50V
10
50V
10
50V
10
50V
22
0p
47k
220p
47k
12k
220p
12k
220p
100k
470p
10
0k
47
0p
M
6
1
5
1
2
F
P
T
O
T
X
1
7
8
A
S
N
7
4
L
V
U
0
4
A
P
W
R
2.2k
2
S
C
3
6
2
4
A
-T
1
L
1
5
L
1
6
1
50V
1
50V
1
50V
R
B
501V
-40TE-17
R
B501V
-40TE-17
R
B501V
-40TE-17
R
B
501V
-40TE-17
1
50V
1
50V
1
50
V
2.2k
2.2k
2.2k
100k
100
k
100k
2.2k
2.2k
2
S
C
3
6
2
4
A
-T
1
L
1
5
L
1
6
2
S
C
3
6
2
4
A
-T
1
L
1
5
L
1
6
1k
22k
47k
1
00
0
.01
3P
1k
0
2
S
D
1
3
8
7
-3
4
7k
2.2
k
2.2k
10
0k
1M
4
7k
39
0k
1
M
0.1
0.1
0.1
1
.5k
390
k
1
0k
0.1
1
0
50V
1
0k
1M
0
.1
1.5
k
2.2k
100k
2.2k
4.7
k
2
S
C
3
6
2
4
A
-T
1
L
1
5
L
1
6
2
S
C
1
6
2
3
-L
5
L
6
0.47
50V
2
S
C
1
6
2
3
-
L
5
L
6
2
S
C
3
6
2
4
A
-T
1
L
1
5
L
1
6
2
S
C
3
6
2
4
A
-
T
1
L
1
5
L
1
6
1SS355TE
-17
1k
2
S
C
1
6
2
3
-L
5
L
6
0
6P
10k
10k
1k
15k
15k
1k
L
C
8
9
0
5
6
W
-E
T
U
N
E
R
L
-
IN
T
C
L
-IN
T
U
N
E
R
R
-IN
T
C
R
-IN
A
-G
N
D
V
C
D
L
-IN
V
C
D
R
5
-IN
F
L
-O
U
T
F
R
-O
U
T
F
-G
N
D
L
S
-O
U
T
R
S
-O
U
T
S
-G
N
D
A
-G
N
D
A
-G
N
D
A
+
1
0
V
D
B
F
B
F
E
E
D
B
A
C
K
T
C
R
E
C
L
-O
U
T
T
C
R
E
C
R
-O
U
T
M
IC
-IN
C
-O
U
T
C
-G
N
D
L
IN
E
-M
U
T
E
R
EG
L
R
L
R
L
R
IN
IN
O
U
T
G
A
M
E
M
D
(V
ID
EO
)
S
U
B
W
O
O
FER
O
U
T
D
IG
ITAL
O
U
T
S
O
U
N
D
P
R
O
C
ES
S
O
R
D
IG
ITA
L
O
U
T
LIN
E M
U
TE
R
EG
LIN
E
M
U
T
E
D
B
FB
C
O
N
T
R
O
L
D
B
FB
C
O
N
TR
O
L
LIN
E M
U
TE
D
IG
ITA
L AU
D
IO
IN
T
ER
FA
C
E
B
U
FFER
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
2
0
21
22
23
24
2
5
2
6
2
7
2
8
2
9
3
0
3
1
3
2
3
3
3
4
3
5
3
6
3
7
3
8
39
40
41
42
43
44
45
46
47
48
1
2
3
4
5
6
7
8
9
10
11
12
13
14
1
5
16
17
1
8
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
4
2
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
1
2
3
66
67
6
8
69
70
71
72
7
3
74
75
76
77
7
8
79
80
65
(O
P
TIC
A
L)
1
23
A
R
,A
U
S
,K
R
,M
X
A
R
,M
X
(C
H
A
SS
IS
)
AR
,A
U
S
,K
R
,M
X
(C
H
A
S
S
IS
)
M
AIN
BO
A
R
D(2
/3
)
(P
age3
0)
B
O
A
R
D
O
P
T IN
R
EA
R
(P
age35
)
(P
age33)
(P
ag
e33
)
(P
age33)