The First Floating-Point DSCs
Processor Performance
300 MFLOPS at 150MHz
Single-cycle 32-bit MAC
6-channel DMA support for EMIF,
ADC, McBSP
Memory
Three memory options with up to
512KB flash and 68KB RAM
Configurable 16- or 32-bit EMIF
Control Peripherals
PWM outputs interfaces for three
3-phase motors
6 High-resolution PWM outputs
Highest-speed on-chip ADC
Communications Ports
Each McBSP configurable as SPI
CAN 2.0b with 32 mailboxes
I
2
C at 400 Kbps
TMS320F28335
Real-Time
JTAG
32-bit
Timers (3)
C28x
TM
32-bit DSC
32x32-bit
Multiplier
R
M
W
Atomic
ALU
Interrupt Management
Memory Bus
Code security
12-bit ADC
SPI
2 CAN
3 SCI
2 McBSP
512 KB
Flash
68 KB
RAM
6 CAP
18 PWM
(6 HRPWM)
DMA
32-bit
Floating
-Point
Unit
88 GPIO
I²C
Boot
ROM
16/32-bit
EMIF
2 QEP
Peripheral Bus
To Next Page
Loading...
Need help?
General
