EasyManua.ls Logo

Xilinx Kria K26 SOM - Signal Types and Guidelines

Xilinx Kria K26 SOM
59 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
HDIO Signals
Route all HDIO signals as single-ended 50Ω traces.
The maximum data rate supported on HDIO signals is 250 Mb/s.
Implement length matching as required by the applicaon PL-based interface mapped to the
HDIO signal groups.
HPIO Signals
HPIO signals can be implemented as high-speed dierenal signaling such as MIPI interfaces or
other applicaon specic interfaces.
HPIO P/N pairs should be routed as standard 50Ω single-ended traces.
The maximum data rate supported on HPIO signals is 2.5 Gb/s.
Implement length matching as required by the interface used on individual HPIO signal
groups.
Match P and N signals within an HPIO dierenal pair to within ±0.5 mils of each other.
If using MIPI dierenal signals, length match the MIPI interface HPIO signal groups (pair to
pair) within ±50 mils.
MIPI dierenal signals to all other signal spacing should be 2.5 mes the distance between
signal to nearest GND plane.
Match other applicaon-specic HPIO use cases per the HPIO signal group interface
requirement.
PS-GTR Transceivers
PS-GTR transceivers support a maximum transfer rate of 6 Gb/s over each lane.
To minimize the impedance disconnuity at the SOM connector interface, route the PS-GTR
signals using a 90Ω dierenal impedance.
Match P and N dierenal signals to within ±0.5 mils of each other.
Route PS-GTR signals in internal roung layers as a stripline structure.
Route PS-GTR signals with a maximum of two via transions. Ensure adequate ground return
vias are placed next to the signal vias to minimize crosstalk.
Route PS-GTR signals to have a maximum via stub length of less than 50 mils. It is a good
design pracce to minimize the stub length to avoid reecons.
PS-GTR dierenal signals to all other signal spacing should be four mes the distance
between the signal to the nearest GND plane.
Chapter 2: Electrical Design Considerations
UG1091 (v1.0) April 20, 2021 www.xilinx.com
Carrier Card Design for Kria SOM 26
Send Feedback