EasyManua.ls Logo

Xilinx ZCU104 - Page 47

Xilinx ZCU104
92 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
ZCU104 Board User Guide 47
UG1267 (v1.1) October 9, 2018 www.xilinx.com
Chapter 3: Board Component Descriptions
Ethernet PHY Reset
The DP83867IRPAP PHY reset gate U169 is shown in Figure 3-10. The DP83867IRPAP can be
reset by the MAX16025 U22 MPSoC PS-side POR reset device (PS_POR_B) or the I2C0
connected U97 TCA6416A I/O expander pin 10 port P06 (GEM3_EXP_RESET_B).
K31 MIO70_ENET_RX_CLK 43 RX_CLK
K32 MIO71_ENET_RX_D0 44 RX_DO
K33 MIO72_ENET_RX_D1 45 RX_D1
K34 MIO73_ENET_RX_D2 46 RX_D2
L29 MIO74_ENET_RX_D3 47 RX_D3
L30 MIO75_ENET_RX_CTRL 53 RX_DV_RX_CTRL
L33 MIO76_ENET_MDC 20 MDC
L34 MIO77_ENET_MDIO 21 MDIO
Table 3-14: DP83867 PHY Connections to XCZU7EV MPSoC (Cont’d)
XCZU7EV
(U1) Pin
Net Name
DP83867 PHY U98
Pin # Pin Name
X-Ref Target - Figure 3-10
Figure 3-10: Ethernet PHY Reset Circuit
X20255-013018
Send Feedback

Table of Contents

Other manuals for Xilinx ZCU104

Related product manuals