EasyManua.ls Logo

Xilinx Zynq UltraScale+ - Page 39

Xilinx Zynq UltraScale+
86 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Zynq UltraScale+ VCU TRD User Guide 39
UG1250 (v2019.1) May 29, 2019 www.xilinx.com
Chapter 3: APU Software Platform
Stream Out
The Stream Out panel allows you to configure streaming parameters. See Figure 3-13 and
Tab le 3 -5 .
Note:
IDR is not user configurable. In the encoder code, the idr value = gop-length.
X-Ref Target - Figure 3-13
Figure 3-13: Stream Out Panel
Table 3-5: Stream Out Panel Settings
Parameter Setting
SINK Provides the sink option for the stream out case. It is set to PS Ethernet.
Host IP Provides the option to enter the Host IP address.
IP Shows the IP address of the board if the Ethernet link is up. If no Ethernet link is
connected, it shows Not Connected.
Port Port number of the Ethernet link. The default is 5004.
X19921-112718
Send Feedback

Related product manuals