EasyManua.ls Logo

Harman Kardon AVR 151/230C - Logic Diagram; Signal Names; Summary Description

Harman Kardon AVR 151/230C
131 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Summary description M24Cxx-W, M24Cxx-R, M24Cxx-F
6/34
1 Summary description
These I
2
C-compatible electrically erasable programmable memory (EEPROM) devices are
organized as 8192 × 8 bits (M24C64-x) and 4096 × 8 bits (M24C32-x).
Figure 1. Logic diagram
I
2
C uses a two-wire serial interface, comprising a bi-directional data line and a clock line.
The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the
I
2
C bus definition.
The device behaves as a slave in the I
2
C protocol, with all memory operations synchronized
by the serial clock. Read and Write operations are initiated by a Start condition, generated
by the bus master. The Start condition is followed by a Device Select Code and Read/Write
bit (RW
) (as described in Table 2), terminated by an acknowledge bit.
When writing data to the memory, the device inserts an acknowledge bit during the 9
th
bit
time, following the bus master’s 8-bit transmission. When data is read by the bus master, the
bus master acknowledges the receipt of the data byte in the same way. Data transfers are
terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.
Table 1. Signal names
E0, E1, E2 Chip Enable
SDA Serial Data
SCL Serial Clock
WC Write Control
V
CC
Supply Voltage
V
SS
Ground
AI01844c
3
E0-E2 SDA
V
CC
M24C64-W
M24C64-R
M24C64-F
M24C32-W
M24C32-R
M24C32-F
WC
SCL
V
SS
Harman Kardon
A
VR 151 Service Manual
Page 100 of 131

Table of Contents

Other manuals for Harman Kardon AVR 151/230C

Related product manuals