EasyManua.ls Logo

Lattice Semiconductor CrossLink-NX - User Manual

Lattice Semiconductor CrossLink-NX
58 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
CrossLink-NX Evaluation Board
User Guide
FPGA-EB-02028-1.3
November 2020
Downloaded from Arrow.com.

Table of Contents

Other manuals for Lattice Semiconductor CrossLink-NX

Question and Answer IconNeed help?

Do you have a question about the Lattice Semiconductor CrossLink-NX and is the answer not in the manual?

Lattice Semiconductor CrossLink-NX Specifications

General IconGeneral
BrandLattice Semiconductor
ModelCrossLink-NX
CategoryMotherboard
LanguageEnglish

Summary

Introduction

CrossLink-NX Evaluation Board

Overview of the CrossLink-NX Evaluation Board and its expansion capabilities.

Features

Lists key features, connectors, and interfaces of the evaluation board.

CrossLink-NX Device

Details the specific CrossLink-NX FPGA device used on the board.

Applying Power to the Board

Instructions and expected behavior when applying power to the board.

Jumpers and Test Connection

Power Scheme

Programming and I²C

JTAG Download Interface

Describes the primary interface for programming the FPGA using JTAG.

Alternate JTAG Download Interface

Explains alternative methods for JTAG programming and connections.

JTAG to MSPI Pass-through Interface

Details using JTAG to access the SPI Flash memory for programming.

SPI Flash Device Selection in Programmer

How to select the correct SPI Flash device in the programming software.

Other JTAG Configuration Pins

Information on additional JTAG configuration pins and test points.

CrossLink-NX Clock Sources

Control Buses - I²C, UART, and SPI

I²C

Describes the I²C bus topology for configuration and communication.

UART Topology

Explains the board's UART support and connection options.

SPI Topology

Details the SPI connections for configuration from SPI Flash or header.

LEDs and Switches

DIP Switch

Configuration of the eight-position DIP switch for manual FPGA inputs.

General Purpose Push Buttons

Description of the three push buttons and their functional or generic uses.

General Purpose LEDs

Details the fourteen general-purpose LEDs connected to I/O banks.

Indicator LEDs

Explains the purpose and status indicated by various indicator LEDs.

Headers;Connectors and LIFCL-40 Device Ball Mapping

FMC LPC Connector

Pin connections and ball mapping for the FMC LPC connector.

Parallel FMC Configuration Header

Pin connections for the parallel FMC configuration header.

Raspberry Pi Board GPIO Header

Pin connections for the Raspberry Pi GPIO header for I/O expansion.

Camera Connector

Pin connections for the camera connector (CN1).

D-PHY1 Header

Pin connections for the D-PHY1 header (J6).

PMOD Header

Pin connections for the PMOD connectors (J17, J18, J19).

JTAG Header

Pin connections for the JTAG header (J1) for programming and debugging.

Parallel Configuration Header

Pin connections for the parallel configuration header (J27).

ADC Test Header

Pin connections for the ADC test header (J26).

Software Requirements

Storage and Handling

Ordering Information

Appendix A. CrossLink-NX Evaluation Board Schematics

Title Page

The title page of the evaluation board schematics.

Block Diagram

High-level block diagram of the CrossLink-NX Evaluation Board.

USB Interface

Schematic details of the USB interface circuit.

Camera Interface (DPHYs)

Schematic details of the camera interface using DPHYs.

Raspberry Pi and User I;O Interface

Schematic details for Raspberry Pi and user I/O connections.

SERDES SMAs;Switches;FMC Control

Schematic details for SERDES, SMAs, switches, and FMC control.

I2 C LEDs and Push Buttons

Schematic details for I2C, LEDs, and push button circuits.

PMODs

Schematic details for the PMOD connectors.

Configuration and ADC

Schematic details for configuration and Analog-to-Digital Converter (ADC) circuits.

FMC-LPC

Schematic details for the FMC Low Pin Count (LPC) connector.

Power CSI and Banks

Schematic details of power supplies to CSI and various I/O banks.

Power Decoupling

Schematic details for power decoupling circuits on the board.

Power Regulators

Schematic details of the power regulator circuits on the board.

Power Block Diagram

High-level block diagram illustrating the board's power distribution.

Appendix B. CrossLink-NX Evaluation Board Bill of Materials

Appendix C. Fast Configuration Issues

Appendix D. Schematics Updates for ADC Test

References

Lattice Semiconductor Documents

List of related documents available from Lattice Semiconductor.

Technical Support Assistance

Revision History

Revision 1.3, November 2020

Summary of changes made in Revision 1.3 of the document.

Revision 1.2, August 2020

Summary of changes made in Revision 1.2 of the document.

Revision 1.1, March 2020

Summary of changes made in Revision 1.1 of the document.

Revision 1.0, December 2019

Summary of initial release changes for Revision 1.0.

Related product manuals