Lattice Semiconductor CrossLink-NX - CrossLink-NX Clock Sources

CrossLink-NX Evaluation Board
User Guide
© 2019-2020 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
18 FPGA-EB-02028-1.3
5. CrossLink-NX Clock Sources
The CrossLink-NX Evaluation Board has three options for the CrossLink-NX clock sources:
Table 5.1. Clock Sources
Clock Frequency
Signal Name
CrossLink-NX Ball Location
Clock Source
Comments
12 MHz
12 MHz
L13
U1
JP2 installed. JP1 removed.
200 MHz
200 MHz/200 MHz_n
C12/ C11
U5
Insert R65 & R66, remove R54 & R56
125 MHz
125 MHz/125 MHz_n
C12/ C11
U4
Insert R54 & R56, remove R65 & R66
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.