Mark V ProVis Injection System
5 - 2
Watchdog 1 The CPU watchdog (U3) must receive pulses from the I/O Card on the
WATCHDOG 1 line, or CPU operations will be interrupted. The pulses
are generated on the I/O Card, by decoding a CPU address. A loss of
these pulses is most likely the result of a problem with the CPU or the
EPROMs.
Test Section The circuit surrounding U7 is used for in-house testing, and the
enabling of Utility programs.
Figure 5.1: Block Diagram: CPU Card
To Next Page
Loading...
