Microsemi SmartFusion2 - Page 14

SmartFusion2 SoC FPGA - Cache Controller Configuration - Libero SoC v11.7
14 Revision 10
Figure 11 • Executing LPDDR as Cacheable Region Application
Figure 12 • Executing LPDDR as Cacheable Region Application