EasyManua.ls Logo

Mitsubishi Electric Q06HCPU - Page 566

Mitsubishi Electric Q06HCPU
720 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
564
D9050 SD1050
SFC
program
error
number
Error code
generated by SFC
program
This register stores an error code of the error occurred in
the SFC program.
0: No error
80: SFC program parameter error
81: SFC code error
82: Number of steps of simultaneous execution exceeded
83: Block start error
84: SFC program operation error
Qn(H)
QnPH
D9051 SD1051 Error block
Block number
where error
occurred
This register stores the number of the block in the SFC
program where an error occurred. For error 83, the number
of the block where the program was started is stored.
Qn(H)
QnPH
D9052 SD1052 Error step
Step number
where error
occurred
This register stores the number of the step in the SFC
program where error 83 occurred.
For error 80, 81, and 82, "0" is stored.
For error 83, the block starting step number is stored.
Qn(H)
QnPH
D9053 SD1053
Error
transition
Transition
condition number
where error
occurred
This register stores the number of the transition condition in
the SFC program where error code 84 occurred. For error
codes 80, 81, 82, and 83, "0" is stored.
Qn(H)
QnPH
D9054 SD1054
Error
sequence
step
Sequence step
number where
error occurred
This register stores the sequence step number of transfer
condition and operation output in the SFC program where
error 84 occurred.
Qn(H)
QnPH
D9055 SD1055 SD812
Status latch
execution
step
number
Status latch
execution step
number
This register stores the number of the step where a status
latch was executed.
When a status latch was executed in a main sequence
program, the step No. is stored.
When a status latch was executed in a SFC program, the
block number and step number are stored.
Qn(H)
QnPH
D9072 SD1072
PLC
communicat
ion check
Data check of
serial
communication
module
The serial communication module automatically reads and
writes data in a single loopback test to perform
communication check.
Qn(H)
QnPH
D9085 SD1085
Register for
setting time
check value
1s to 65535s
Sets the time check time of the data link instructions
(ZNRD, ZNWR) for the MELSECNET/10.
Setting range: 1s to 65535s (1 to 65535)
Unit: second
Default: 10s (If 0 has been set)
Qn(H)
QnPH
D9090 SD1090
Microcomp
u
ter
subroutine
input data
area start
device
number
Depends on
microcomputer
package.
For details, refer to the following.
Manual for respective microcomputer package
Qn(H)
QnPH
D9091 SD1091
Detailed
error code
Self-diagnosis
detailed error code
This register stores description of the error cause of an
instruction error.
Qn(H)
QnPH
QnU
*1
LCPU
D9094 SD1094 SD251
Start I/O
number of
I/O module
to be
replaced
Start I/O number of
I/O module to be
replaced
This register stores the first two digits of the start I/O
number of an I/O module, which is to be removed and
mounted online (with power on).
Example) Input module with I/O No. X2F0 H2F
Qn(H)
QnPH
ACPU
special
register
Special
register
after
conversion
Special
register
after
modification
Name Meaning Explanation
Corresponding
CPU
Lower 8 bits
Upper 8 bits
Block No.
(BIN)
Step No.
(BIN)

Table of Contents

Related product manuals