10-5
7
10
7
7
7
7
7
7
10.1 Overview
(4) Managing the multiple CPU high speed transmission area
(a) The multiple CPU high speed transmission area is managed by blocks in units of 16
words.
The following table shows the number of blocks that can be used in each CPU and the
number of blocks used in the instruction.
*1: For setting of the system area, refer to the QCPU User's Manual (Multiple CPU System).
(b) The following shows configuration of the multiple CPU high speed transmission area
when the multiple CPU system is configured with three CPU modules and the system
area size is 1k word.
(5) The number of blocks used for the instruction
The number of blocks used for the instruction depends on the number of write points.
The following table shows the number of blocks used for the instruction.
C Number of CPU modules
System area
*1
1k points 2k points
246110
32254
41435
Number of write/read points specified by
the instruction
D(P).DDWR instruction D(P).DDRD instruction
1 to 4 1
1
5 to 20 2
21 to 36 3
37 to 52 4
53 to 68 5
69 to 84 6
85 to 100 7
Multiple CPU high speed
transmission area in
CPU No.1
Multiple CPU high speed
transmission area in
CPU No.2
Multiple CPU high speed
transmission area in
CPU No.3
Area to be sent from CPU No.1 to CPU No.s 2 and 3
22
blocks
22
blocks
22
blocks
22
blocks
Send area to
CPU No.2
Send area to
CPU No.3
Receive area from
CPU No.1
Receive area from
CPU No.1
Area to be sent from CPU No.2 to CPU No.s 1 and 3
Area to sent from CPU No.3 to CPU No.s 1 and 2
22
blocks
Receive area to
CPU No.2
Send area to
CPU No.1
Send area to
CPU No.3
22
blocks
22
blocks
Receive area to
CPU No.2
22
blocks
22
blocks
Receive area to
CPU No.3
22
blocks
Receive area to
CPU No.3
Send area to
CPU No.1
Send area to
CPU No.2
22
blocks
22
blocks
To Next Page
Loading...
Need help?
General
