Service Modes, Error Codes, and Fault Finding
EN 23EJ2.0U LA 5.
Figure 5-10 “Semi Stand-by” to “Stand-by” flowchart
transfer Wake up reasons to the Standby µP.
Images are re-transferred to DDR-RAM from
Flash RAM (verification through checksum)
Stand by
Semi Stand by
MIPS image completes the application reload,
stops DDR-RAM access, puts itself in a
sleepmode and signals the standby µP when the
standby mode can be entered.
DDR-RAM is put in self refresh mode and the images
are kept in the hibernating DDR-RAM.
Important remark:
release reset audio and sound-
enable 10 sec after entering
standby to save power
Disable all supply related protections and switch off
the +2V5, +3V3 DC/DC converter.
Switch Viper in reset state
switch off the remaining DC/DC converters
Wait 5ms
Wait 5ms
Wait 10ms
Switch the NVM reset line HIGH.
Switch OFF all supplies by switching HIGH the POD-
MODE and the ON-MODE I/O lines.
Delay transition until ramping down of ambient light is
finished. *)
Switch ambient light to passive mode with RGB
values on zero. *)
*) If this is not performed and the set is
switched to standby when the ramping of
the EPLD is still ongoing, the lights will
remain lit in standby.
G_15990_108.eps
100506
action holder: MIPS
autonomous action
action holder: St-by
To Next Page
Loading...
