Pioneer PDP-436SXE - Page 157

PDP-436SXE
157
5678
56
7
8
C
D
F
A
B
E
No. Pin Name I/O Pin Function
51 R0X2– I TMDS input data
52 R0X2+ I TMDS input data
53 AGND – TMDS analog ground
54 TMDSPGND – TMDS PLL ground
55 PVCC1 – TMDS port 1 PLL VCC
56 RSVD_A – Reserved pin
57 AVCC – TMDS analog VCC
58 R1XC– I TMDS input clock
59 R1XC+ I TMDS input clock
60 AGND – TMDS analog ground
61 AVCC – TMDS analog VCC
62 R1X0– I TMDS input data
63 R1X0+ I TMDS input data
64 AGND – TMDS analog ground
65 AVCC – TMDS analog VCC
66 R1X1– I TMDS input data
67 R1X1+ I TMDS input data
68 AGND – TMDS analog ground
69 AVCC – TMDS analog VCC
70 R1X2– I TMDS input data
71 R1X2+ I TMDS input data
72 AGND – TMDS analog ground
73 DGND – ACR PLL ground
74 DVCC18 – ACR PLL digital VCC
75 IOGND – Input / output pin ground
76 IOVCC – Input / output pin VCC
77 MUTEOUT O Mute audio output
78 SPDIF O S/PDIF audio output
79 CVCC18 – Digital logic VCC
80 CGND – Digital logic ground
81 RSVD O –
82 RSVD O –
83 RSVD O –
84 SD0 O I
2
S serial data output
85 WS O I
2
S word select output
86 SCK O I
2
S serial clock output
87 MCLKIN I Audio master clock input reference
88 MCLKOUT O Audio master clock output
89 IOVCC – Input / output pin VCC
90 IOGND – Input / output pin ground
91 CGND – Digital logic ground
92 CVCC18 – Digital logic VCC
93 NC – No connection
94 AUDPVCC18 – ACR PLL VCC
95 AUDPGND – ACR PLL ground
96 XTALOUT O Crystal clock output
97 XTALIN I Crystal clock input
98 XTALVCC – ACR PLL crystal input VCC
99 REGVCC – ACR PLL regulator VCC
100 NC – No connection